# SVI-738 X'PRESS

# COMPUTER SYSTEM

# SERVICE & TECHNICAL MANUAL

EDITED BY

KIMBA LAU





-

#### ACKNOWLEDGEMENT

()

The author would like to thank the following people for their co-operation and helpful suggestion in preparing this manual.

Technical Information : Steven Tsui and Team 3 R & D engineers

Graphic Design : Team 8 Artists

Servicing Information : N.W. Wong & Product Engineers

Last of all, all members of staff in Customer Service Department would highly deserved my best regard for their tremendous effort contributed in preparing this manual.

Kimba Lau

August, 1985

#### INTRODUCTION

### Scope

This manual is designed to assist the experienced and inexperienced service technician in locating and repairing problems that may occur in SVI-728 computer and its peripherals. This manual will cover all necessary information and clues for technical reference and servicing use. A spare part listing could be found in appendix for spare part order via our local agent.

There are 6 chapters, 3 appendices in this manual. Chapter 1 explains the basic configuration and the system architecture of SVI-738 X'PRESS.

Chapter 2 and 3 gives the details I/O specification and memory mapping of the individual ports.

Chapter 4 is a quick run down of the peripherals support and its specification for the X'PRESS.

Chapter 5 and 6 is the heart of servicing part. It consists of detail assembly and disassembly procedures, diagnostic routine, cautions, recover routine, ...., etc.

The appendices includes detail spare part list, circuit diagram, software listing for reference and development needs.

TABLE OF CONTENTS

		Page
EMENT		ii
ON		iii
ONTENTS		iv
SYSTEM	CONFIGURATION AND ARCHITECTURE	
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8	What is X'PRESS? Basic Specification System Architecture 280A Microprocessor MSX Video Display Processor - Display Mode Programmable Shound Generator Programmable Peripheral Interface Floppy Disk Controller	1-1 1-3 1-4 1-5 1-31 1-36 1-41
INPUT/O	UTPUT SPECIFICATION	
2.1 2.2 2.3 2.4 2.5 2.5.1 2.5.2 2.5.3 2.6	List of Connectors Cassette Interface Input/Output (Joystick) Ports Printer Interface Cartridge Slot Specification of Cartridge Cartridge Conditional of Cartridge Connection Sound	2-1 2-2 2-3 2-4 2-5 2-5 2-6 2-8 2-9
	ON ONTENTS SYSTEM 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 INPUT/O 2.1 2.2 2.3 2.4 2.5 2.5.1 2.5.2	ON ONTENTS SYSTEM CONFIGURATION AND ARCHITECTURE 1.1 What is X'PRESS? 1.2 Basic Specification 1.3 System Architecture 1.4 Z80A Microprocessor 1.5 MSX Video Display Processor - Display Mode 1.6 Programmable Shound Generator 1.7 Programmable Peripheral Interface 1.8 Floppy Disk Controller INPUT/OUTPUT SPECIFICATION 2.1 List of Connectors 2.2 Cassette Interface 2.3 Input/Output (Joystick) Ports 2.4 Printer Interface 2.5 Cartridge Slot 2.5.1 Specification of Cartridge 2.5.2 Cartridge 2.5.3 Conditional of Cartridge Connection

2.7 Pin Assignment of Second Drive 2-10 Connector of X'PRESS 2.8 Pin Assignment of the Built-In 2-11 3.5" Microfloppy Drive 2.8.1 DC Power Connector 2-11 2.8.2 Interface Signal Connector 2-11 2-12 2.9 Pin Assignment of SVI-738 (9-Pin) Connector 2.10 Keyboard 2-13 Character Set for MSX 2-14 2.10.1 Character Set for CP/M 2.10.2 2-14 2-15

2.10.3 Keyboard Layout for Internation (INT) and Germany (DIN) Version

iv

# CHAPTER 3 MEMORY SYSTEM

3.1	Memory Map	3-1
3.2	I/O Map	3-3
3.3	PPI Bit-Assignment	3-5
3.4	PSG Bit Assignment	3-6
3.5	I/O Mapping of Built-In	3-7
	Microfloppy Drive	

# CHAPTER 4 SVI-738 X'PRESS PERIPHERALS

4.1	SVI-767 MSX Data Cassette	4-1
4.2	SVI-777 MSX Stringy Floppy Drive	4-2
4.3	SVI-787 Microfloppy Disk Drive	4-3
4.4	SVI-709 MSX Network Interface	4-5
	Card	
4.5	SVI-105M MSX Graphic Tablet	4-5
4.6	SVI Quickshot Series for MSX	4-6
	Computer System	
4.6.1	SVI-101M Quickshot I	4-6
4.6.2	SVI-102M Quickshot II	4-6
4.6.3	SVI-107M Quickshot VII	4-6
4.6.4	SVI-109M Quickshot IX	4-6

# CHAPTER 5 DISASSEMBLY/ASSEMBLY

5.1 5.2	General Caution Keyboard and PCB Access	5-2 5-3
5.3	Reassemble of the Console	5-4
5.4	Removal of the Built-In	5-5
	Microfloppy Drive and Cartridge Support	
5.5	Reinstalling of the Microfloppy	5-6
	Drive and Cartridge Support	
5.6	Removal of Power Board	5-6
5.7	Reinstalling the Power Board	5-7
5.8	Removal of the Main Logic Board	5-8
5.9	Reinstallation of Main Logic Board	5-8
5.10	Removal of Keyboard Assembly from Upper Housing	5-9
5.11	Reinstallation of Keyboard Assembly to Upper Housing	5-9
5.12	Removal of Keytops	5-10
5.13	Reinstallation of Keytops	5-10
5.14	Disassemble of Keyboard Assembly	5-11
5.15	Reassemble of Keyboard Assembly	5-12

v

#### CHAPTER 1

SYSTEM CONFIGURATIONS AND ARCHITECTURE

## 1.1 WHAT IS X'PRESS?

Following the success of the MSX home computer standard, Spectravideo International Limited continues to strengthen their leading position in MSX series computer. Well before any new challenge occurred, Spectravideo has already had the X'PRESS ready in August 1985 with the most outstanding features to beat the competitors. The features include an attractive ergonomically-designed console with multi-function retractable handle, and there is more to be seen electronically. First, a standard 3 1/2" microfloppy drive together with the RS-232C interface makes the X'PRESS not just a computer for games. Secondly, the new VDP (V9938) means that the X'PRESS can offer software switching between 40 and 80 column. Thirdly, in order to bridge the gap of lacking support in business and personal application software in MSX. X'PRESS includes the CP/M compatibility to make it a all round machine (see appendix D for software support in 3 1/2" format). The system architecture can be seen in Section 1.3.

## 1.2 BASIC SPECIFICATION

A. LSI

- CPU	Z80A			
	Clock	3.58MHz	(colour	Subcarrier
	Frequer			
	l Wait	Cycle in I	M1	

- VDP V9938 2 x 4416 (16K) Clock 21.477 MHz
- PSG AY-3-8910
- PPI 2 x customized ULA
- FDC 1793
- RS-232C 8251 and 8253 Clock 1.8432 Hz
- DRIVE Built-in 3 1/2" Microfloppy + an optional drive

B. MEMORY


- ROM This 32KB ROM contains the MSX BASIC interpreter programme as well as the monitor programme. 16KB Disk I/O Driver programme in slot 3-1 and 8KB RS232 monitor programme in slot.3-0.

- RAM 64K Bytes


- Basic ROM starts from 0000H to 7FFFH; and RAM starts from FFFFH and grows downward on the memory map. (Refer to Chapter 3 - memory map for the details)

# 1.3 SVI-738 SYSTEM ARCHITECTURE

S ....



# 1.4 ZEOA MICROPROCESSOR



## Z80 CPU Block Diagram

Detail information about Z80 CPU, please refer to books or catalogues published by I.C. manufacturer.

#### 1.5 MSX VIDEO DISPLAY PROCESSOR

X'PRESS is the first MSX machine to use V9938 Video Display Processor which will be a standard VDP for MSX2. Here is a brief description of the text mode used in X'PRESS. Please refer to MSX-VDP (Yamaha V9938) user's manual for detail operation.

#### REGISTER TYPES

The MSX-VIDEO DATA PROCESSOR (MSX-VDP) has four eight-bit ports (PORT 0 to PORT-3) for exchanging data from a Central Processing Unit (CPU), the MSX-VDP registers, and the computer's Video RAM (VRAM).

All registers of the MSX-VDP are eight bits wide and can be divided into the following three types.

1. Control Registers

Registers R0 to R23 and R32 to R46 (total 39) are primarily write registers.

2. Pallete Registers

Registers P0 to P15 (total 16) are primarily write registers.

3. Status Registers

Registers S0 to S9 (total 10) are primarily output registers.

CPU

PORT 0 (R/W)	PORT 1 (R/W)	PORT 2 (W)	PORT 3 (W)
Control Register (W) #0 to #23	Status Register (R) #0 to #9	Palette Register (W) #0 to #15	Video RAM 128K bytes (R/W)
Control Register (W) #32 to #46	MSX-VD	Expanded RAM 64K bytes (R/W)	

#### BASIC INPUT AND OUTPUT

## 1. Accessing the Control Registers

There are two ways to set data in the MSX-VDP control registers (R#0 to R#46), which we will outline below.

#### 1.1 Direct Access

Output the data and the register number in order. Since this order is always used, be careful during access to MSX-VDP for an interrupt routine.

MSB	7	6	5	4	3	2	1	0	LSB
Port #1 First byte	D7	D6	D5	D4	D3	D2	Dl	DO	DATA
Second byte	1	0	R5	R4	R3	R2	Rl	RO	REGISTER #

#### 1.2 Indirect Access

Specify the register number in control register R#17 (Control Register Pointer).

First set the register number in R#17 (using direct specification) by outputting data to Port #3. When you set the data in R#17, you can also set its MSB to control autoincrementing.

If autoincrementing is prohibited, the contents of R#17 are not changed, and thus you do not have to reset R#17.

MSB	7	6	5	4	3	2	1	0	LSB	#
Register #17	AII	0	R5	R4	R3	R2	R1	R0	REGI <i>S</i> TER	
		- 1: - 0:	Au Au	to i to i	.ncre ncre	ment ment	inh on	ibit		
Port #3 First byte	D7	D6	D5	D4	D3	D2	Dl	D0	DATA	
Port #3 Second byte	D7	D6	D5	D4	D3	D2	Dl	D0	DATA	
Port #3 nth byte	D7	D6	D5	D4	D3	D2	Dl	D0	 DATA	

#### 2. Accessing the Pallete Registers

To set data in the MSX-VDP palette registers (P#0 to P#15/9 bit), you must first set the palette register number in register R#16 (Color palette address pointer) then output the two bytes of data in order through port #2.

MSB	7 0	6 0	5 0	4 0	3 C3	2 C2	1 C1	0 C0	LSB Pallete #
Port #2 First byte	0	R2	R1	R0	0	в2 	в1 _	в0 _	DATA
		Re	d da	ta		Bl	ue d	lata	
Port #2 Second byte	0	0	0	0	0	G2 	G1	G0 	DATA
						Gre	en d	ata	

## 3. Accessing the Status Registers

To read the status registers of MSX-VDP (S#0 to S#9), you must first set the register number in R#15 (Status register pointer) and read the data through Port #1.

> MSB 7 6 5 4 3 2 1 0 LSB 0 0 0 C3 C2 C1 C0 Status register #


Port #1 Read data D7 D6 D5 D4 D3 D2 D1 D0

02 D1 D0 DATA


#### 4. Accessing the Video RAM

A Video RAM of 128K bytes plus an expansion RAM of 64K bytes can be connected to MSX-VDP. The memory maps for these areas are shown in the map below.

Address counter



Video RAM (For display)



Expansion RAM (For data I/O registers)

#### Accessing memory

To access memory, the following order must be followed.

- 1. Switch banks (VRAM to Expansion RAM)
- Set the address counter (Al6 to Al4)
   Set the address counter (A7 to A0)
- 4. Set the address counter (Al3 to A8) and specify read or write
- 5. Read or write the data

1. Switching Banks (VRAM to Expansion RAM)

Since the contents of R#45 (Argument register) do not change each time that memory is accessed, it is not necessary to respecify bit 6 or R#45, which specifies banking, every time banking is to be done.

MSB 7 6 5 4 3 2 1 0 LSB Register #45 0 MXC MXD MXS KIY DIX EQ MAJ Argument register

--- 1: Expansion RAM --- 0: Video RAM

2. Setting the Address Counter (A16-A14)

Set the high-order three bits (Al6 to Al4) of the address counter using register R#14 (VRAM Access base address register).

MSB 7 6 5 4 3 2 1 0 Register #14 0 0 0 0 0 A16 A15 A14 LSB VRAM Access base register

PAGE 1-8

3. Setting the Address Counter (A7 to A0)

Set the low-order eight bits (A7 to A0) of the address counter by outputting data to Port #1.

MSB 7 5 4 6 3 2 1 0 LSB A3 A2 A1 Port #1 A7 A6 A5 A4 A0 First byte

· 4. Setting the Address Counter (Al3 to A8) and Specifying Read or Write

> Set the remaining six bits (Al3 to A8) of the address counter and specify read or write by outputting data to Port #1.

1 MSB 7 6 5 4 3 2 0 LSB X X A13 A12 A11 A10 A9 A8 Second byte Port #1 0 0: Read l: Write 0

5. Reading or Writing Data

Since the address counter is automatically incremented when data is read from or written to Port #0, you can continually access blocks of data.

- \* To access the VRAM, you can also use commands. These commands will be explained in a later chapter.
- \* Refer to the data sheet for access timings.

TEXT 1 MODE

Characteristics

- Pattern size
- Patterns
- Screen pattern count
- Pattern colors
- VRAM area per screen

6 dots (w) x 8 dots (h) 256 types 40 (w) x 24 (h) patterns Two colors out of 512 colors (per screen) 4K bytes

#### Controls

(

- Pattern font
- Pattern color code 1
- pattern color code 0

VRAM pattern generator table Screen pattern location
 Pattern color code l
 WRAM pattern name table
 High-order four bits of R#7 Low-order four bits of R#7 - Background color code Low-order four bits of R#7

## Initial Settings

1. Mode and Register Settings

	MSB	7	6	5	4	3	2	1	0	LSB
R#0		0	DG	IE2	IEl	0*	0*	0*	0	Mode register 0
R#1		0	BL	IE0	1*	0*	0	SI	MAG	Mode register 1
R#8		MS	LP	TP	CB	VR	0	SP	BW	Mode register 2
R#9		0	0	S1	S0	IL	EO	NT	DC	Mode register 3

\* Examples of settings in TEXT 1 mode All other bits are set accordingly

## 2. Pattern Generator Table Settings

- The pattern generator table is an area that stores the pattern fonts.
- Each pattern has a number from PNO and PN255.
- The font for each pattern is constructed from 8 bytes, and the lower two bits of each of the eight bytes is not displayed.
- Set the beginning (head) address of the pattern generator table in register R#4.

	MSB	7	6	5	4	3	2	1	0	LSB
R#4		0	0	A16	A15	A14	A13	A12	A10	Pattern generator table base address register

## Pattern Generator Table

These bits are not displayed.

0 1 2 3 4 5 6	X X.X XX XX XXXXX XX XX	LSB	 Pattern	number	0
8 9 10 11 12 13 14	xxxxx xx xxxx xx xx xx xx xxxx		 Pattern	number	1
2041 2042 2043 2044 2045 2046	x.x.x. x.x.x x.x.x x.x.x x.x.x x.x.x x.x.x x.x.x x.x.x	:	 Pattern	number	255

## 3. Pattern Name Table Settings

- The pattern name table is composed of one byte for each screen pattern. Each byte specifies a unique pattern.
- pattern.
  Set the beginning (head) address of the pattern name table in register R#2.

	MSB	7	6	5	4	3	2	1	0	LSB
R#2		0	A16	A15	A14	A13	A12	A10	A9	Pattern name table base address register


## Pattern Name Table

1

i.

(0,0)	Base address 0		0	1	2	3	•		39	х
(1,0)	1	0 1	0 40			3 43	•		39 79	
(2, 0)	2	÷	•	•	:	•	·	•	•	
			880 920	881 921			·	•	919 959	
	•	Y								
(39, 0)	39	Sc	reen	disp	olay	corre	espoi	nden	ice	
(0,1)	40									
	•									
	•									
(39,23)	959 (byte)									

# 4. Color Register Settings



## Example of VRAM allocation in TEXT 1 mode

00000H 003C0H	Pattern Name Table	MSB R#2	7 0	6 0 A16	5 0 A15	4 0 A14	3 0 A13	2 0 A12	1 0 All	0 0 A10	LSB
00800H	Pattern Generator Table 0	MSB R#4	7 0	6 0	5 0 A16	4 0 A15	3 0 A14	2 0 A13	1 0 A12	0 1 A11	LSB
01000н 013С0н	Pattern Name Table 1	MSB R#2	7 0	6 0 A16	5 0 A15	4 0 A14	3 0 Al 3	2 1 A12	1 0 All	0 0 A10	LSB
01800H	Pattern Generator Table 0	MSB R#4	7 0	6 0	5 0 A16	4 0 A15	3 0 A14	2 0 A13	1 1 A12	0 1 All	LSB
02000Н				m of er (u						d in	the
lffffh	L										

TEXT 2 MODE

Characteristics

- Pattern size
- Patterns
- Screen pattern count
- Pattern blinking
- Pattern colors
- VRAM area per screen

6 dots (w) x 8 dots (h)
256 types
80 (w) x 24 (h) patterns
80 (w) x 26.5 (h) patterns
Possible for each character
Two colors out of 512 colors
(per screen), four if using
blinking
8K bytes

#### Controls

- Pattern font
- Screen pattern location
- Blink attributes
- Pattern color code 1
- Pattern color code 0
- Background color code
- . Pattern color code 1
- Pattern color code 0

VRAM pattern generator table VRAM pattern name table VRAM color table High-order four bits of R#7 Low-order four bits of R#7 High-order four bits of R#7 (Used for blinking) Low-order four bits of R#12 (Used for blinking)

Initial Settings

.....

1. Mode and Register Settings

	MSB	7	6	5	4	3	2	1	0	LSB
R#0		0	DG	IE2	IEl	0*	1*	0*	0	Mode register 0
R#1		0	BL	IE0	1*	0*	0	SI	MAG	Mode register 1
R#8		MS	LP	TP	CB	VR	0	SP	BW	Mode register 2
R#9		LN	0	Sl	S0	IL	EO	NT	DC	Mode register 3

\* Example of settings in TEXT 2 mode In this display mode, if LN is set to 1, 26.5 lines are selected, and if LN is set to 0, 24 lines are selected. All other bits are set accordingly

#### 2. Pattern Generator Table Settings

- The pattern generator table is an area that stores the pattern fonts.
- Each pattern has a number from PNO to PN255.
- Set the beginning (head) address of the pattern generator table in register R#4.

MSB	7	6	5	4	3	2	1	0	LSB
R#4	0	0	A16	A15	A14	A1 3	A12	Al1	Pattern generator table base address register

 The font for each pattern is constructed from 8 bytes, and the lower two bits of each of eight bytes is not displayed. Pattern Generator Table

$$(X=1, ..=0)$$

.,	0	<i>•</i>		-			0.000		-
		11		These	e bit	s are	not	displ	ayed.
	MSB	76543210	LSB						
	0	X	7						
	1	.x.x							
		XX							
	3	xx	-	Pa	tern	numbe	er O		
	4	XXXXX							
	5	XX							
	6	XX	1						
	7								
		XXXX							
		XX							
		xx							
	11	xxxx	-	Pat	tern	numbe	er l		
		XX							
	13	XX							
	14	XXXX							
	15								
	٠	٠	•						
	•	•							
		· · ·	•						
		x.x.x	7						
		.x.x.x.						2	
		x.x.x		Del					
		.x.x.x.	-	Pat	tern	numbe	er 25	22	
		x.x.x							
		.x.x.x.							
		x.x.x							
	2047	.x.x.x.							

## 3. Pattern Name Table Settings

- The pattern name table is composed of one byte for each screen pattern. Each byte specifies a unique pattern.
- If LN is set to 0, the screen display pattern is 80 (w) x 24 (h); and if LN is set to 1, the screen display pattern is 80 (w) x 26.5 (h). The upper half of the 27th pattern (h) is displayed.
- Set the beginning (head) address of the pattern name table in register R#2.

	MSB	7	6	5	4	3	2	1	0	LSB
R#2		0	A16	A15	A14	A13	A12	All	A10	Pattern generator table base address register

# Pattern Name Table

. ....

	(0,0)	Base address O		0	1	2	3			39	х
			0	0	ī	2	3 3			39	
	(1,0)	1	1	40	41	42	43			79	
			•	2.00	•	•	•	300	•	•	
•	(2,0)	2		••••		•	٠	•	•	•	
			25	2000	200	1.	•	٠		2079	
			26	2080	208	1.	•	٠	٠	2159	
		•									
		3.	Y								
	(79, 0)	79	Sc	reen o	lisp	lay	corre	espoi	ndei	nce	
	(U, 1)	00									
1											
		•									
		•									
	(79,26)	2159									

# 4. Color Table Settings

- In TEXT 2 mode, each pattern has one bit apiece for the attribute area, and if this bit is set to 1, the pattern blink attribute will be set.
- Set the beginning (head) address of the color table in registers R#3 and R#10.

				MS		7	6	5	4	3	2	1	0	L	SB				
		R	#3		1	413	A12	A11	A10	A9	1	1	1	C	olor t	-ah'	ام		
		R	#10			0	0	0	0	0	A16	A15	A14				ess re	egis	ster
Cold	or	Та	ble	9															
MSB		7			6		5	5	4	1	3	3	2		1		0		LSB
0 1	(																(7, (14,		
•		•			•		•			•	•		•		•		•		
•		•			٠					•			٠		•		•		
•		٠			•					•			٠		•		•		
269	(`	72,	26)		:					•			•		:		(79,2	26)	

#### 5. Color Register Settings

- Set the color for pattern 1 in the high-order bits of register R#7.
- Set the color for pattern 0 in the low-order bits of register R#7.


MSB 7 6 5 4 3 2 1 0 LSB R#7 TC3 TC2 TC1 TC0 BD3 BD2 BD1 BD0 Text color/ Back drop color

- Set the blink attribute for the corresponding pattern by setting an alternate color code in register R#12. The pattern will be blinked by using the color codes set in registers R#7 and R#12.

MSB	7	6	5	4	3	2	1	0	LSB
R#12	TC3	TC2	TCl	TC0	BD3	BD2	BD1	BD0	Text color/ Back drop color

## 6. Blink Register Settings

 The color codes set in registers R#7 and R#12 will be alternately dsplayed for blinking; however, the blinking period attribute (time on and time off) can also be set in register R#13.



R#13 ON3 ON2 ON1 ON0 OF3 OF2 OF1 OF0 Blinking period register

- The data for the ON and OFF times are shown below at NTSC mode.

.

DAT	'A (	Bin	ary)	TIME (ms)
0	0	0	0	0
0	0	0	1	166.9
0	0	1	0	333.8
0	0	1	1	500.6
0	1	0	0	667.5
0	1	0	1	834.4
0	1	1	0	1001.3
0	1	1	1	1168.2
1	0	0	0	1335.1
1	0	0	1	1501.9
1	0	1	0	1668.8
1	0	1	1	1835.7
1	1	0	0	2002.6
1	1	0	1	2169.5
1	1	1	0	2336.3
1	1	1	1	2503.2

# Example of VRAM allocation in TEXT 2 mode

00000н 00870н	Pattern Name Table O	Patte MSB R#2	ern n 7 0	ame t 6 0 Al6	5 0	base 4 0 Al4	3 0	2 0 Al2	1 0 All	0 0 A10	LSB
00A00H 00B0EH 01000H	- Color - Table 0 Pattern Generator Table 0		tab 7 0 A13 0	le ba 6 0 Al2 0	se ad 5 1 All 0	ldress 4 0 A10 0	3 1 A9 0	2 1 0 A16	1 1 0 A15	0 1 0 A14	LSB
01800H		Patte MSB R#4	ern g 7 0	enera 6 0	tor t 5 0 Al6	able 4 0 Al5	base 3 0 Al4	addre 2 0 Al3	ss 1 1 Al2	0 1 All	LSB
02000H 02870H 02A00H 02B0EH 03000H	Pattern Name Table 1 - Color - Table 1 Pattern Generator Table 0				AIb	AIS	A14	AI3	AIZ	AII	
03800H 04000H											
lffffh		A ma same				ages a 128				d in	the

#### GRAPHIC 1 MODE

## Characteristics

_	Pattern	size
-	Patterns	5

- ·Screen pattern count

- Pattern colors
- Sprite mode
- VRAM area per screen

8 dots (w) x 8 dots (h) 256 types 32 (w) x 24 (h) patterns 16 colors out of 512 colors (per screen) Sprite mode 1 4K bytes

#### Controls

- Pattern font
- Screen pattern location
- Pattern color codes 1 & 0
- Background color code
- Sprites

VRAM pattern generator table VRAM pattern name table Can be specified as a group for each 8-pattern set, in the VRAM color table Low-order four bits of R#7 VRAM sprite attribute table, VRAM sprite pattern table

#### Initial Settings

#### 1. Mode and Register Settings

	MSB	7	6	5	4	3	2	1	0	LSB
R#0		0	DG	IE2	IEl	0*	0*	0*	0	Mode register 0
R#1		0	BL	IE0	0*	0*	0	SI	MAG	Mode register 1
R#8		MS	LP	TP	CB	VR	0	SP	BW	Mode register 2
R#9		0	0	Sl	S0	IL	EO	NT	DC	Mode register 3

\* Examples of settings in GRAPHIC 1 mode

#### 2. Pattern Generator Table Settings

- The pattern generator table is an area that stores the pattern fonts.
- Each pattern has a number from PNO to PN255.
- The font for each pattern is constructed from 8 bytes.
- Set the beginning (head) address of the pattern generator table in register R#4.

MSB	7	6	5	4	3	2	1	0	LSB
R#4	0	0	A16	A15	A14	A13	A12	A11	Pattern generator table base address register

Pattern Generator Table

----- These bits are not displayed.

MSB 76543210 LSB 0 ...X..... ----1 .X.X.... 2 X...X... 3 X...X... --- Pattern number 0 4 XXXXX... 5 X...X... 6 X...X... 7 ..... 8 XXXX.... 9 X...X... 10 X...X... 11 XXXX.... --- Pattern number 1 12 X...X... 13 X...X... 14 XXXX.... 15 ..... 2040 X.X.X... 2041 .X.X.X.. 2042 X.X.X... 2043 .X.X.X.. --- Pattern number 255 2044 X.X.X... 2045 .X.X.X.. 2046 X.X.X... 2047 .X.X.X.

#### 3. Pattern Name Table Settings

i


- The pattern name table is composed of one byte for each screen pattern. Each byte specifies a unique pattern.
- Set the beginning (head) address of the pattern name table in register R#2.

MSE	7	6	5	4	3	2	1	0	LSB
R#2	0	A16	A15	A14	A13	A12	A11	A10	Pattern generator table base address register

#### Pattern Name Table

(0,0)	Base address 0	•	0	1 1	2	3	•		31	х
(1,0)	1	0 1	32	33	2 34	3 35	:	:	31 63	
(2,0)	2			705	:	:		•	735	
	•	23-	-736-	-767-						
	•	Y								
(31, 0)	31	Sci	reen	disp	lay	corr	esp	xond	lence	
(0,1)	32									
	•									
	•									
(31,23)	768 (byte)									

4. Color Register Settings



## 5. Color Table Settings

- The colors for pattern color 1 and pattern color 0 are set in groups of 8 patterns.
- Set the beginning (head) address of the color table in registers R#3 and R#10.

MSE	7	6	5	4	3	2	1	0	LSB
R#3	A13	A12	A11	A10	A9	A8	A7	A6	Color table base
R#11	0	0	0	0	0	A16	A15	A14	address register

### Color Table

	MSB	7	6	5	4	3	2	1	0	LSB		
0		FC3	FC2	FC1	FC0	BC3	BC2	BC1	BC0	Pattern Nos.	0 ta	o 7
1		FC3	FC2	FC1	FC0	BC3	BC2	BC1	BC0	Pattern Nos.	8 ta	o 15
•		•	•	•	٠	•	٠	•	•	• •	•	•••
32		FC3	FC2	FC1	FC0	BC3	BC2	BCl	BC0	Pattern Nos.	248	to 255

## 6. Sprite Settings

- Set the beginning (head) address of the sprite attribute table in registers R#5 and R#11; and set the beginning (head) address of the sprite pattern generator table in register R#6. For details about sprites, see the section on SPRITE MODE 1.

	MSB	7	6	5	4	3	2	1	0	LSB
•	R#5	A14	A13	A12	A11	A10	A9	A8	A7	Sprite attribute table
	R#11	0	0	0	0	0	0	A16	A15	base address register
	R#6	0	0	A16	A15	A14	A12	Al 1	A10	Sprite pattern generator table base address register

00000H Sprite Generator Table 0 (1024 bytes) 00400H Pattern 00700H Name Sprite Table attribute (768 table bytes) 00700H (128)bytes) 00780H -----00800H Color table -(32 bytes)-007A0H 00800H Pattern 01800H Generator Table 0 01000H A maximum of 32 bages may be allocated in the same manner (using a 128K-byte VRAM) **1FFFFH** 

Example of VRAM allocation in GRAPHIC 1 mode

## GRAPHIC 2 AND GRAPHIC 3 MODES

The GRAPHIC 2 and GRAPHIC 3 modes are identical except for the handling of sprites.

Characteristics

8 dots (w) x 8 dots (h) - Pattern size 768 types -Patterns - Screen pattern count 32 (w) x 24 (h) patterns 16 colors out of 512 colors - Pattern colors (per screen) Sprite mode 1 (GRAPHIC 2) - Sprite mode Sprite mode 2 (GRAPHIC 3) 16K bytes VRAM area per screen

### Controls

- Pattern font
- Screen pattern location
- Pattern color codes 1 & 0
- Background color code - Sprites

VRAM pattern generator table VRAM pattern name table Can be specified as a group for each raster, in the VRAM color table Low-order four bits of R#7 VRAM sprite attribute table, VRAM sprite pattern table

#### Initial Settings

## 1. Mode and Register Settings

	MSB	7	6	5	4	3	2	1	0	LSB
R#0		0	-	IE2	IEl	0*	ક*	8*	0	Mode register 0
							_	_		0, 1 for GRAPHIC 2 mode 1, 0 for GRAPHIC 3 mode
R#1		0	BL	IE0	0*	0*	0	SI	MAG	Mode register 1
R#8		MS	LP	TP	CB	VR	0	SP	BW	Mode register 2
R#9		0	0	S1	S0	IL	EO	NT	DC	Mode register 3
				-						-

\* Examples of settings in GRAPHIC 2 mode or GRAPHIC 3 mode

All other bits are set accordingly

#### 2. Pattern Generator Table Settings

- The pattern generator table is an area that stores the pattern fonts.
- Each pattern group has a number from PNO to PN255; and since each group may have three members, 768 patterns may be specified.
- The font for each pattern is constructed from 8 bytes.
- Set the beginning (head) address of the pattern generator table in register R#4.cwl2

MSB	7	6	5	4	3	2	1	0	LSB
R#4	0	0	A16	A15	Al4	A13	1	1	Pattern generator table base address register

# 3. Color Table Settings


- The colors for pattern color 1 and pattern color 0 are set in groups of 1 raster.
- The color table corresponds to the pattern generator table on a one-to-one basis.
- Set the beginning (head) address of the color table in registers R#3 and R#10.

MSB	7	6	5	4	3	2	1	0	LSB
R#3	A13	1	1	1	1	1	1	1	Color table base
R#11	0	0	0	0	0	A16	A15	A14	address register


## 4. Color Register Settings

MSB	7	6	5	4	3	2	1	0	LSB
R#7	тсз	TC2	TC1	TC0	BD3	BD2	BD1	BD0	Text color/Back drop color
	_								Specify backdrop color code Ignored

Pattern Generator Table



PAGE 1-26



## 3. Pattern Name Table Settings

- The pattern name table is composed of one byte for each screen pattern. Each byte specifies a unique pattern. The prese, middle, and laws pattern of the screen are treated as three parts for a total of 768 patterns.


Pattern Name Table

Pattern display area for upper (0, 0)(31, 0)third of screen (256 bytes) (31, 7) (0, 7)Pattern display area for middle (0, 8)(31, 8)third of screen (256 bytes) (0, 15)(31, 15)Pattern display area for lower (0, 16)(31, 16)third of screen (256 bytes) (0, 23)(31, 23)

- Set the beginning (head) address of the pattern name table in register R#2.

MSB	7	6	5	4	3	2	1	0	LSB	
R#2	0	A16	A15	Al4	A13	A12	A11	A10	Pattern name	
									table base	
									address register	

Pattern Name Table



## 6. Sprite Settings

- Set the beginning (head) address of the sprite attribute table in registers R#5 and R#11; and set the beginning (head) address of the sprite pattern generator table in register R#6. For details about sprites pertaining to GRAPHIC 1 mode, see the page on SPRITE MODE 1, and for details about sprites pertaining to GRAPHIC 2 mode, see the page on SPRITE MODE 2.

MSB R#5 R#11	A14	A13		A11	A10	A9	A8		LSB Sprite attribute table base address register
R#6	0	0	A16	A15	A14	A12	A11	A10	Sprite pattern generator table base address register

Example of VRAM allocation in GRAPHIC 2 mode

00000H 00800H	Pattern Generator Table Upper	
01000H	Pattern Generator Table Middle	с 01800н
01800H	Pattern Generator Table Lower	Sprite generator table
02000H	Color Table	Sprite attribute table
02800H	Upper Color Table Middle	[] 02000н
03000H 03800H	Color Table Lower	
03B00H	Pattern Name Table	
04000H		
		A maximum of 8 pages may be allocated in the same manner (using a 128K-byte VRAM)
lffffh	L	6. (A)

Example of VRAM allocation in GRAPHIC 3 mode

00000H	<b></b>		
00800H	Pattern Generator Table Upper		
	Pattern Generator Table Middle	с 01800н	
01000H	Pattern Generator Table Lower	Sprite generator table	
01800H			
		01СООН	
02000H	Color Table	Sprite color table 01E00H	
02800H	Upper	Sprite	
	Color Table Middle	Attribute Table 01E80H	
03000H		- 20	
	Color Table Lower	L <sub>02000н</sub>	
03800H	Pattern Name Table		
03B00H			
04000H			
	: :	A maximum of 8 pages allocated in the same (using a 128K-byte VRAM)	
lffffh	L		

#### 1.6 PROGRAMMABLE SOUND GENERATOR AY-3-8910

The AY-3-8910 is a register oriented Programmable Sound Generator (PSG). Communication between the processor and the PSG is based on the concept of memory-mapped I/O. Control commands are issued to the PSG by writing to 16 memory-mapped registers. Each of the 16 registers within the PSG is also readable so that the microprocessor can determine, as necessary, present states or stored data values.

All functions of the PSG are controlled through its 16 memory-mapped registers. Each of the 16 registers within the PSG is also readable so that the microprocessor can determine, as necessary, present states or stored data values.

All functions of the PSG are controlled through its 16 registers which once programmed, generate and sustain the sounds, thus freeing the system processor for other tasks.

#### SOUND GENERATING BLOCK

The Basic Blocks in the PSG which produce the programmed sounds include:

Tone Generators

Produce the basic square wave tone frequencies for each channel (A, B, C).

Noise Generator

Produce a frequency modulated pseudo random pulse width square wave output.

#### Mixers

Combine the outputs of the Tone Generators and the Noise Generator. 1 for each channel (A, B, C).

#### Amplitude Control

Provides the D/A connectors with either a fixed or variable amplitude pattern. The fixed amplitude is under direct CPU control; the variable amplitude is accomplished by using the output of the Envelope Generator.

#### Envelope Generator

Produces an envelope pattern which can be used to amplitude modulate the output of each mixer.

D/A Converters

The 3 D/A.Converters each produce up to a 16 level output signal as determined by the Amplitude Control.

Since virtually all uses of microprocessor-based sound would require interfacing between the outside world and the processor, 2 I/O ports (A and B) has been included in the PSG.

To output data from the CPU bus to a peripheral device connected to I/O port A would require only the following steps:

1. Latch address R7 (select Enable register)

2. Write data to PSG (setting B6 of R7 to "1")

3. Latch address R16 (select IOA register)

4. Write data to PSG (data to be output on I/O port A)

To input data from I/O port A to the CPU bus would require the following:

1. Latch address R7 (select Enable register)

2. Write data to PSG (select B6 to R7 to "0")

3. Latch address R16 (select IOA register)


4. Read data from PSG (data from I/O port A)

To do input/output on I/O port B, use Register 17, instead of Register 16. Note that once loaded with data in the input mode, the data will remain on the I/O ports until changed either by loading different data, by applying a reset (grounding the Reset Pin), or by switching to the input mode. AY-3-8910 PROGRAMMABLE SOUND GENERATOR PIN ASSIGNMENTS

DA7-DA0 (input/output/high impendance): Pins 30-37

#### Data Address 7-0

These 8 lines comprise the 8-bit bidirectional bus used by the microprocessor to send both data and addresses to the PSG and to receive data from the PSG. In the data mode, DA7-DA0 correspond to Register Array bits B7-B0. In the address mode, DA3-DA0 select the register #(0-17) and DA7-DA4 in conjunction with address input A9 and A8 form the high order address (chip select).



Address 9, Address B

These "extra" address bits are made available to enable the positioning of the PSG (assignment a 16 word memory space) in a total 1024 word memory area rather than in a 256 word memory area as defined by address bits DA7-DA0 alone. If the memory size does not require the use of these extra address lines they may be left unconnected as each is provided with either an on-chip pull down (A9) or pull-up (A8) resistor. In SVI-728, A9 and A8 are tied to an external ground and +5V respectively.

RESET (input) : Pin 23

For initialization/power-on purpose, applying a logic "0" (ground) to the Reset Pin will reset all registers to "0". The Reset Pin is provided with an on-chip pull-up resistor.

CLOCK (input): Pin 22

This TTL-compatible input supplies the timing reference for the Tone, Noise and Envelope Generators.

BDIR, BC2, BCl (inputs) : Pins 27, 28, 29

#### Bus DIRection, Bus Control 2, 1

These bus control signals are generated directly by Z80A series of microprocessors to control all external and internal bus operations in the PSG. When using a processor other than the Z80A, these signals can be provided either by comparable bus signals or by simulating the signals on I/O lines of the processor.

This could simplify the programming of the bus control signals to the following, which would only require that the processor generate 2 bus control signals (BDIR and BCl, with BC2 tied to +5V):

BDIR	BC2	BCl	PSG FUNCTION			
					r	PSG
0	1	0	INACTIVE.	 FROM		BDIR
0	1	1	READ FRIN PSG.	 PROCESSOR	+5	BC2
1	1	0	WRITE TO PSG.			BC1
1	1	1	LATCH ADDRESS		L	

ANALOG CHANNEL A, B, C (output)

Each of these signals is the output of its corresponding mix of T4, and provides an up to 1V peak-peak signal representing the complex sound waveshape generated by the PSG.

IOA7 - IOA0 (input/output) : Pins 14 - 21 IOB7 - IOB0 (input/output) : Pins 6 - 13

Input/Output A7-A0, B7-B0

Each of these 2 parallel input/output ports provides 8 bits of parallel data to/from the PSG/CPU bus from/to any external devices connected to the IOA or IOB pins. Each pin is provided with an on-chip pull-up resistor, so that when in the "input" mode, all pins will read normally high. Therefore, the recommended method for scanning external switches, for example, would be to ground the input bit.

TEST 1 : Pin 39 TEST 2 : Pin 26

These pins are for user test purposes only and should be left open - do not use a tie-points.

Vcc : Pin 40

Nominal +5 Volt power supply to the PSG.

Vss : Pin l

1 1

Ground reference for the PSG.

The Programmable Sound Generator

The PSG AY-3-8910 generates all required sound under software control. There are 2 8-bit I/O ports which are programmed as follow:

Port A : Programmed as input port and is used for the input signal from 2 joysticks controllers.

Port B : Programmed as output port.

Detail signals for the ports are listed in the table below:

AY-3-8910 I/O Port A (Input Port)

D0 ---- Forwared\* Dl ---- Backward\* D2 ---- Left\* D3 ---- Right\* D4 ----- TRGA1\* D5 ----- TRGA2\* D6 ---- NC D7 ----- Cassette Tape Read \* Used by Joystick 1 when bit 6 of Port B is low Used by Joystick 2 when bit 6 of Port B is high AY-3-8910 I/O Port (Output Port) D0 -- ) Dl -- ) Make the "H" level, when used as an output port D2 -- ) Tied an open collector buffer to the output D3 -- ) D4 --O/P D5 -- 0/P D6 --Input Select D7 --NC

#### 1.7 PROGRAMMABLE PERIPHERAL INTERFACE

Inside the X'PRESS, there are two customised Integraded Chips, ULA5RA08T and ULA9RA041, to strobe the keyboard line, to select slots and memory expansion and to control the cassette tape system. The ports are programmed as follows:

- Port A: Programmed as output port. Bits 0-7 are the address slots select signals that choose the slots to be used.
- Port B : Programmed as output port and is used for keyboard read data.
- Port C : Programmed as output port. Bits 0-3 outputs BCD data for keyboard scanning. Bits 4-6 outputs control signals for the cassette. Bit 7 is used to mix PSG sound data.

The functional configuration of the PPI is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to interface the ULA9RA041 to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control buses in turn, issues commands to both of the Control Groups.

### (CS)

Chip Select. A "low" on this input pin enables the communication between the ULA and the CPU.

(RD)

Read. A "low" on this input pin enables the ULA to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the ULA.

(WR)

Write. A "low" on this input pin enables the CPU to write data or control words into the ULA.

(AO and Al)

Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of 1 of the 3 ports or the control word registers. They are normally connected to the least significant bits of the address bus (A0 and A1)

A	A	RD	WR	CS	INPUT OPERATION (READ)
0 0	0	0 0	1	0 0	PORT A ===== DATA BUS PORT B ===== DATA BUS
1	Ō	õ	ĩ	0	PORT C ===== DATA BUS
					OUTPUT OPERATION (WRITE)
0	0	1	0	0	DATA BUS ===== PORT A
0	0	0	1	0	DATA BUS ===== PORT B
0	1	0	1	0	DATA BUS ===== PORT C
1	0	0	1	0	DATA BUS ===== CONTROL
					OUTPUT OPERATION (WRITE)
х	х	х	х	1	DATA BUS ===== 3-STATE
1	1	0	1	0	ILLEGAL CONDITION
х	Х	1	1	0	DATA BUS ===== 3-STATE

Basic Operation

(RESET)

Reset. A "high" on this input clears the control register and all ports (A, B, C) are set to the input mode.

PAGE 1-37

Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the ULAS. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the ULAS.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A - Port A and Port C upper (C7 - C4) Control Group B - Port B and Port C lower (C3 - C0)

The Control Word Register can only be written into. No Read operation of the Control Word Register is allowed.

Port A, B and C

The PPI contains three 8-bit ports (A, B and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the PPI.

Port A. 1 8-bit data output latch/buffer and 1 8-bit data input latch.

Port B. 1 8-bit data input/output latch/buffer and 1 8bit data input buffer.

Port C. 1 8-bit data output latch/buffer and 1 8-bit data input buffer (no latch for input). This port can be dividied into 2 4-bit port under the mode control. Each 4bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B.

Mode Selection

There are 3 basic modes of operation that can be selected by the system software.

Mode 0 - Basic Input/Output Mode 1 - Strobed Input/Output Mode 2 - Bi-directional Bus When the reset input goes "high", all ports will be set to the input mode (i.e. all 24 lines will be in the high impendance state). After the reset is removed, the ULA can remain in the input mode with no additional initialization required. During the execution of the system programme, any of the other modes may be selected using a signle output instruction. This allows the ULA to serve a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into 2 portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance, Group B can be programmed in Mode O to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.

The mode definitions and possible mode combinations may seen confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the ULAs has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

#### Single Bit Set/Reset Feature

Any of the 8 bits Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

#### Interrupt Control Functions

· · · .

When the PPI is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the bit set/reset function of port C.

This function allows the programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.

INTE flip-flop definition:

(BIT-SET) - INTE is SET - Interrupt enable (BIT-RESET) - INTE is RESET - Interrupt enable

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.

PPI Port A (Input Port)

		0000	-	3FFF	address	slot	select	signal
	)							
D2	)	4000	-	7FFF	address	slot	select	signal
	)							
D4	)	8000	_	BFFF	address	slot	select	signal
D5	)							
D6	)	C000	-	FFFF	address	slot	select	signal
D7	)							2721

PPI Port B (Input Port)

D0 - D7 ----- Keyboard Read Data

PPI Port C (Output Port)

D0 - D3		Keyboar (For Ke							
D4		Cassett (0= Mot	e Mot	or On			)		
D5		Cassett							
D6		Cassett	e Aud	io Co	ntrol				
		(1 = En) (0 = Di)							
D7		Mix PSG	Soun	d Dat	a				
PPI Con	trol Wo:	rd (Writ	e Onl	Y)					
Initial	Set	D7	D6	D5	D4	D3	D2	Dl	DO

1	0	0	7	0	0	<b>_</b>	
2.22	11	11		11	11	23.0	
-		•	-	•	<u> </u>	-	

0

#### 1.8 FLOPPY DISK CONTROLLER DESCRIPTION

Functional Description

The Floppy Disk Formatter block diagram (STM-003-C). The primary sections include the Parallel Processor Interface and the Floppy Disk Interface.

DATA SHIFT REGISTER - This 8-bit register assembles serial data from the Read Data input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

DATA REGISTER - This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations, the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

TRACK REGISTER - This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write and Verify operations. The Track Register can be hold from or traceformed to the Date. This Desire the start

SECTOR REGISTER (SR) - This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

COMMAND REGISTER (CR) - This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL. STATUS REGISTER (STR) - This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register cab be read onto the DAL, but not loaded from the DAL.

CRC LOGIC - This logic is used to check or to generate the 16-bit Cycle Redundancy Check (CRC). The polynominal is:

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is present to ones prior to data being shifted through the circuit.

ARITHMETIC/LOGIC UNIT (ALU) - The ALU is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

TIMING AND CONTROL - All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

The FD1791/3 has 2 different modes of operation according to th state of DDEN. When DDEN = 0, double density (MFD) is assumed. When DDEN = 1, single density (FM) is assumed.

AM DETECTOR - The address mark detector detects ID, data and index address marks during read and write operations.

Whenever a Read or Write command (Type II or III) is received FD179X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All type I commands are performed regardless of the state of the Ready input. Also, whenever a Type II or III command is received, the TG43 signal output is updated.

#### PROCESSOR INTERFACE

The interface to the processor is accomplished through the 8 Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the FD1793. The DAL are 3 state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable (RE) are active (low logic state) or act as input receivers when CS and Write Enable (WE) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and CS is made low. The address bits Al and AO, combined with the signals RE during a Read operation or WE during a Write operation are interpreted as selecting the following registers:

A1-A0		READ (RE)	WRITE (WE)		
0	0	Status Register	Command Register		
0	1	Track Register	Track Register		
1	0	Sector Register	Sector Register		
1	1	Data Register	Data Register		

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD179X and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read after 1 or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the Data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force interrupt command condition is met.

#### FLOPPY DISK INTERFACE

The 1793 has 2 modes of operation according to the state of DDEN (Pin 37). When DDEN = 1, single density is selected. In either case, the CLK input (Pin 24) is at 2 MHz. However, when interfacing with the mini-floppy, the CLK input is set at 1 MHz for both single density and double density. When the clock is at 2 MHz, the stepping rates of 3, 6, 10, and 15 ms are obtainable. When CLK equals 1 MHz these times are doubled.

#### DISK READ OPERATIONS

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1". For MFM formats, DDEN should be placed to a logical "0". Sector lengths are determined at format time by a special byte in the "ID" field. If this sector length byte in the ID field is zero, then the sector length is 128 bytes. If 01 then 256 bytes. If 02, then 512 bytes. If 03, then the sector length is 1024 bytes. The number of sectors per track as far as the FD179 is concerned can be from 1 to 255 sectors. The number of tracks as far as the FD179 is concerned is from 0 to 255 tracks. For IBM 3740 compatibility, sector lengths are 128 bytes with 26 sectors per track. For System 34 compatibility (MFM), sector lengths are 256 bytes/sector with 26 sectors/track; or lengths of 1024 bytes/sector with 8 sectors/track. (See Sector Length Table)

For read operations, the FD1793 requires RAW READ Data (Pin 27) signal which is a 250 ns pulse per flux transition and a Read Clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not it may be derived externally by phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM, RG is made true when 2 bytes of zeroes are detected. The FD1793 must find an address mark within the next 10 bytes, otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FD1793 is deriving any useful information from the data stream. Similarly for MFM, RG is made active when 4 bytes of "00" or "FF" are detected. The FD1793 must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes.

During read operations (WG = 0), the VFOE (Pin 33) is provided for phase lock loop synchronization. VFOE will be active when:

(a) Both HLT and HLD are True

(b) Setting Time, if programmed, has expired

(c) The 1793 is inspecting data off the disk

If WF/VFOE is not used, leave open or tie to a 10K resistor to +5.

#### DISK WRITE OPERATION

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD1793 before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD1793 terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

For write operations, the FD1793 provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 500 ns pulses in FM (DDEN = 1) and 250 ns pulses in MFM (DDEN = 0). Write Data provides the unique address marks in both formats.

Also during write, 2 additional signals are provided for write precompensation. These are EARLY (Pin 17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written early. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several 1 shots or delay lines which are located external to the FD1793. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats.

#### WRITE PRECOMPENSATION

Write precompensation (which counteracts the 'drifting' when flux transitions are placed close together on the more cramped inside tracks) is available to the user on any tracks that he feels necessary.

### STATUS REGISTER SUMMARY

BIT	ALL TYPE 1 COMMANDS	READ ADDRESS	READ SECTOR
S7 S5 S5 S4 S3 S2 S1 S0	Not Ready Wille Protect Head Loaded Seek Error CRC Error Track 0 Index Busy	Not Ready 0 RNF CRC Error Lost Data DRQ Busy	Not Ready Record Type RNF CRC Error Lost Data DRQ Busy
BIT	READ TRACK	WRITE SECTOR	WRITE TRACK
S7 S6 S5 S4 S3 S2 S1 S0	Not Ready 0 0 0 Lost Data DRQ Busy	Not Ready Write Protect Write Fault RNF CRC Error Lost Data DRQ Busy	Not Ready Write Protect Write Fault 0 0 Lost Data DRQ Busy

### STATUS FOR TYPE 1 COMMANDS

BIT	NAME	MEANING
S7	NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III commands will not execute unless the logically 'ored' with MR.
S 6	PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S 5	HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S 6	SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3	CRC ERROR	CRC encountered in ID field.
S 2	TRACK 00	When set, indicated Read/Write head is positioned to Track 0. This bit is an inverted copy of the TR00 input.
S1	INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the IP input.
S0	BUSY	When set command is in progress. When reset no command is in progress.

### STATUS FOR TYPE II AND III COMMANDS

BIT	NAME	MEANING
S7	NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III commands will not execute unless the drive is ready.
S 6	WRITE PROTECT	On Read Record: Not used. On Read Track: Not used. On any Write: It indicates a Write Protect. This bit is reset whenupdated.
S 5	RECORD TYPE/WRITE FAULT	On Read Record: It indicates the record- type code from data field address mark. l = Deleted Data Mark. 0 = Data Mark. On any Write: It indicates a Write Fault. This bit is reset when updated.
S 4	RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S 3	CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2	LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1	DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0	BUSY	When set command is under execution. When reset, no command is under execution.

# CHAPTER 2

1

# INPUT/OUTPUT SPECIFICATION

# 2.1 LIST OF CONNECTORS

PIN NAME	SPECIFICATION		
1. Composite Video Output	RCA 2 pins connector		
2. RF Modulated Signal	RCA 2 pins connector		
Cassette	DIN 8 pins connector (DIN-45326)		
I/O Port	AMP 9 pins connector		
Printer	Amphenol 14 pins connector		
Cartridge Bus	2.54 pace, 50 pins DGE connector for system expansion		
Audio	RCA 2 pins connector		
RS-232C Serial Interface	9 pins D-type connector (Female)		
Optional Drive Expansion Slot	25 pins D-type connector (Female)		
AC Power Input	AC power jack		

## 2.3 INPUT/OUTPUT (JOYSTICK) PORTS

- SPECIFICATION
- INPUT/OUTPUT
- LOGIC
- LEVEL
- CONNECTOR

- 8-bit parallel
  - Input 4 bit, output 1 bit, bidirectional 2 bit per port
    - Active high
    - TTL
- AMP 9 pins compatible
- LIST OF PINS

PIN NO.	SIGNAL NAME	DIRECTION	PIN CONNECTION
1	FWD	INPUT	*
2	BACK	INPUT	
3	LEFT	INPUT	
4	RIGHT	INPUT	5 4 3 2 1
5	+5V*		
6	TRG 1	INPUT/ OUTPUT	9876
7	TRG 2	INPUT/ OUTPUT	
8	OUTPUT	OUTPUT	
9	GND		

\* Current capacity is 50mA

#### 2.4 PRINTER INTERFACE

- SPECIFICATION 8-bit parallel (modified centronics type)

TTL

Same to MSX display code

AMP 14 pins compatible


- LEVEL
- CHARACTER CODE
- CONNECTOR
- LIST OF PINS

------PIN SIGNAL PIN CONNECTION NAME NO. \_ \_ \_ 1 STB ----\_\_\_\_ 2 PDB0 - -- -\_ \_ \_ \_ \_ 3 PDB1 ----- - -4 PDB2 - -- -5 PDB3 \_\_\_ \_\_\_\_ 6 5 6 PDB4 7 4 3 2 1 7 PDB5 14 13 12 \_ \_ \_ \_ \_ 11 10 9 8 8 PDB6 \_\_\_\_ \_\_\_ 9 PDB7 10 N.C. \_ \_ \_ \_\_\_\_ 11 RIICV ----12 N.C. -------13 N.C. -----14 GND


# 2.5 CARTRIDGE SLOT

## 2.5.1 SPECIFICATION OF CARTRIDGE

- Physical dimension of the standard cartridge



- Physical dimension of the expanded cartridge



Note: (#) The dimension beyond this size is not specified.

# 2.5.2 CARTRIDGE

12

### - LIST OF SIGNAL PINS

PIN NO.	NAME	I/O*	PIN NO.	NAME	I/0
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 5 37 39 41 43 45 47 49	CSI CSI2 RESERVED # WAIT % MI IORQ WR RESET A9 A11 A7 A12 A14 A1 A3 A5 D1 D3 D5 D7 GND GND +5V +5V SOUNDIN	0 0 - 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} 2\\ 4\\ 6\\ 8\\ 10\\ 12\\ 14\\ 16\\ 18\\ 20\\ 22\\ 24\\ 26\\ 28\\ 30\\ 32\\ 34\\ 36\\ 38\\ 40\\ 42\\ 44\\ 46\\ 48\\ 50\end{array}$	CS2 SLTSL RESH INT % BUSDIR MERQ RD RESERVED # A15 A10 A6 A8 A13 A0 A2 A4 D0 D2 D4 D6 CLOCK SW1 SW2 +12V -12V	0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

. The affection of input/output is based on basic unit side.

# Reserved PIN must not be used.

% OPEN COLLECTOR output

## - SIGNAL PIN ILLUSTRATION

F

PIN NO.	NAME	DESCRIPTION
1 2 3	CS1 CS2 CS12 %	ROM 4000-7FFF selected signal ROM 8000-BFFF selected signal ROM 4000-BFFF selected signal (for 256K Bit ROM)
4 5	SLTSL RESERVED	Slot select signal For future use only. Do not use this pin.
6 7 8 9 10	RFSH WAIT INT M1 BUSDIR	Refresh signal Wait signal to CPU Interrupt request signal Fetch cycle signal of CPU This signal controlled the direction of external data bus buffer when the cartridge is
11 12 13 14 15 16 17-32 33-40 41 42 43 44,46 45,47 48 49 50	IORQ MERQ WR RD RESET RESERVED A0-A15 D0-D7 GND CLOCK GND SW1, SW2 +5V +12V SOUNDIN -12V	<pre>selected. It is low level when the data is sent by the cartridge. I/O request signal Memory request signal Write signal Read signal System reset signal For future use only. Do not use this pin. Address bus Data bus Ground CPU clock 3.579MHz Ground Insert/remove detect for protection +5V power supply +12V power supply Sound input (-5dBm) -12V power supply</pre>

% Note that CS signals imply memory request and read signal

## 2.5.3 CONDITIONAL OF CARTRIDGE CONNECTION

-	Fan-in, fa	n-out (LS-TTL 1	oad)	
	Data and A	ddress bus		
	Basic unit side	<	>	Cartridge side
	(fan-in)	below 2 <	above 5 <	(fan-out)
	(fan-out)	above l/slot	below 1 >	(fan-in)
-	Control si	gnals		
		above 2/slot (fan-out)	below 2 > (fan-in)	

- Voltage level TTL level

# 2.5.4 POWER CAPACITY

+5V	300mA/Slot		
+12V	50mA		
-12V	50mA		

### 2.6 SOUND

- LSI
- OCTAVE
- SOUND EFFECT
- SOFTWARE SOUND OUTPUT
- OUTPUT LEVEL

- CONNECTOR

AY-3-8910 compatible

8 octave (3 voices output)

- Yes
- 1 bit from output port

-5dBm (If system has output connector)

RCA 2 pins (If system has audio output connector)

PIN NO.	SIGNAL NAME	I/0	PIN CONNECTION
1	+12V	-	CONNECTOR PIN LAYOUT: (FEMALE)
1 2 3 4	+5V	-	<ul> <li>D. D. D. Micheller, Cherolard, Academical Academical Advances (Net Astronomy Control of Sci203)</li> </ul>
3	<u>+5V</u>	-	
4	INDEX	I	
5	DRIVE SELECT 1	0	
6	DIRECTION	0	
7	STEP	0	
8	WRITE	0	~
9	DATA WRITE	0	13 12 11 10 9 8 7 6 5 4 3 2 1
10	GATE TRACK 0	т	$\left(\begin{array}{cccccccccccccccccccccccccccccccccccc$
11	WRITE PROTECT	I I	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
12	READ	I	
13	DATA SIDE SELECT	о	
14	+12V	-	
15	+12V	-	
16	+5V	-	
17	DRIVE	0	
	SELECT 0		
18	MOTOR ON	0	. 6
19	READY	I	
0-25	GND	-	

# 2.7 PIN ASSIGNMENT OF SECOND DRIVE CONNECTOR OF X'PRESS

2.8 PIN ASSIGNMENT OF THE BUILT-IN 3.5" MICROFLOPPY DRIVE

# 2.8.1 DC POWER CONNECTOR

PIN NUMBER	SIGNAL
1	+5 V DC
2	GND
3	GND
4	+12 V DC

### 2.8.2 INTERFACE SIGNAL CONNECTOR

PIN NO.	SIGNAL	PIN NO.	SIGNAL	I/0
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34	(RESERVED) IN USE DRIVE SELECT 3 INDEX DRIVE SELECT 0 DRIVE SELECT 1 DRIVE SELECT 2 MOTOR ON DIRECTION STEP WRITE DATA WRITE GATE TRACK 0 WRITE PROTECT READ DATA SIDE SELECT READY	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33	GND GND GND GND GND GND GND GND GND GND	- I - I 0 0 - 0 0 0 0 1 I 1 0 1

PIN NO.	SIGNAL NAME	I/0	PIN CONNECTION
1 2 3 4	FRAME GROUND TRANSMIT DATA RECEIVE DATA REQUEST TO	- 0 1 0	CONNECTOR PIN LAYOUT: (FEMALE)
5	SEND CLEAR TO SEND	I	$\begin{bmatrix} 5 & 4 & 3 & 2 & 1 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix}$
6	DATA SET READY	I	
7	SIGNAL GROUND	-	9876
8	CARRIER DETECT	I	
9	DATA TERMINAL READY	0	

# 2.9 PIN ASSIGNMENT OF SVI-738 RS-232C (9-PIN) CONNECTOR

## 2.10 KEYBOARD

- Alphanumerical: ASCII standard LAYOUT : -
- Software scanning SCANNING :
- NUMBER OF KEYS : 72 -

MATRIX DIAGRAM : \_





Figure 2.1 matrix

X'PRESS international version keyboard



PAGE 2-13

2.10.1 CHARACTER SET FOR MSX




Figure 2.2 MSX Character Set

2.10.2 CHARACTER SET FOR CP/M




Figure 2.3 CP/M Character Set

2.10.3 <u>KEYBOARD LAYOUT FOR INTERNATION (INT) AND GERMANY</u> (DIN) VERSION




Figure 2.4 Alphanumeric Keys Layout for U.S.A. & INT. Version




Figure 2.5 The alphanumeric Keys Layout for DIN Version




Figure 2.6 Keyboard with Graph Key Pressed (U.S.A. & INT. Version)




Figure 2.7 Keyboard with Graph Keys Pressed (DIN Version)




Figure 2.8 Keyboard with Shift & Graph Keys Pressed (U.S.A. & INT. Version)




Figure 2.9 Keyboard with Graph & Shift Keys Pressed (DIN Version)




Figure 2.10 Keyboard with Code Key Pressed (U.S.A. & INT. Version)




Figure 2.11 Keyboard with Code Key Pressed (DIN Version)




Figure 2.12 Keyboard with Shift & Code Keys Pressed (U.S.A. & INT. Version)





Figure 2.13 Keyboard with Shift & Code Keys Pressed (DIN Version)

CHAPTER 3

MEMORY SYSTEM


## 3.1 MEMORY MAP

- Following is the memory map for SVI-738 computer.



- MSX BASIC uses the largest available RAM area that is installed from FFFF to 8000 contagious for its system working RAM area. This can be placed on any slots including expanded slots.
- Basic (primary) slot select register, which is the port A of 8255, maps physical memory space to the logical CPU memory space in 16K bytes unit (page).

For example, following value in slot select register allocates page 0 and 1 from slot 0, page 2 from slot 2 and page 3 from slot 0.



- Slot 3 is expanded to give two more system slots via Expansion (secondary) slot select register. The location of slot select register for the expanded slots is memory address FFFF of the primary slot. And to make it possible to differentiate the register from the ordinary RAM, complement the output of the register. That is, when read the register. the read data is the complement of the actual value of the register.

The physical memory is always allocated to same memory page in the CPU address space. It is not possible to allocate to different page like page 3 of slot 3 to page 0 of CPU memory space.

Notes: The meaning of "slot" does not imply that is must has connector for cartridge, however, the slot for cartridge must have connector, of course. Refer to APPENDIX B I/O INTERFACE.

### I/O MAP

### I/O ADDRESS DEVICE

FF \_---REMARK I/O RW DESCRIPTION ADR &HA8 W PORT A DATA WRITE ULAS for R PORT A DATA READ X'PRESS &HA9 W PORT B DATA WRITE R PORT B DATA READ &HAA W PORT C DATA WRITE R PORT C DATA READ &HAB W MODE SET B 0 \_ \_ \_ \_ &HAO W ADDRESS LATCH AY-3-8910 PPI &HA1 W DATA WRITE COMPATI-**A8** ----&HA2 R DATA READ BLE PSG \_\_\_\_\_\_ AO ----&H98 W PORT 0 V9938 VDP 98 COMPATI-R ----(\*) BLE &H99 W PORT 1 90 R &H9A W PORT 2 &H9B W PORT 3 (\*\*) -----80 &H90 W STROBE OUTPUT (b0) LATCH R STATUS INPUT (bl) OUTPUT BUSY '1' &H91 W PRINT DATA LATCH OUTPUT NOT &H89 R TONE DIAL DATA PORT SPECI-FIED 00 &H88 R MODEM CONTROL PORT &H80 W DATA WRITE I-8251A R DATA READ COMPATI-BLE &H81 W COMMAND/MODE SET R STATUS READ

m usage.

ere, any directly .ccess to . This ent from

on 6 and address have to directly

3-4

#### 3.4 PSG BIT ASSIGNMENT

PORT	BIT	1/0	CONNECTOR PIN NO.	SIGNALS FOR JOYSTICK
A	0 1 2 3 4 5 6 7		J3-1 PIN J4-1 PIN* #2 J3-2 PIN #1 J4-2 PIN* #2 J3-3 PIN #1 J4-3 PIN* #2 J3-4 PIN #1 J4-4 PIN* #2 J3-6 PIN #1 J4-6 PIN* #2 J3-7 PIN #1 J4-7 PIN* #2 CSAR (CASSETTE TA	FWD2 BACK1 BACK2 LEFT1 LEFT2 RIGHT1 RIGHT2 TRGA1 TRGA2 TRGB1 TRGB2 APE READ)
В	0 1 2 3 4 5 6 7		J3-6 PIN #3 J3-7 PIN #3 J4-6 PIN* #3 J4-7 PIN* #3 J3-8 PIN J4-8 PIN* PORT A (INPUT SE	"H" LEVEL LECT)

- #1 Available when bit 6 of port B is low used by JOYSTICK 1
- #2 Available when bit 6 of port B is high used by JOYSTICK 2
- #3 Make the "H" level, when used as an output port. Tied an open collector buffer to the output (Refer to APPENDIX C-1)

Remark PIN5 +5V PIN9 GND

- On the minimum system, signals are not connected to J4

3.5	I/0	MAPPING	OF	BUILT-IN	MICROFLOPPY	DRIVE

SLOT	I/O ADDRESS	R∕₩	DESCRIPTION
3-1	7FB8 7FB9 7FBA 7FBB 7FBC 7FBC	W R/W R/W R W	Command port of 1793 Status port of 1793 Track register of 1793 Sector register of 1793 Data register of 1793 (MSB) Bit 7 - interrupt of 1793 (1 for interrupt) Bit 6 - data request of 1793 (0 for request) Bit 3 - motor on (1 for ON) Bit 2 - side select (0 for side 0) (LSB) Bit 0 - drive enable (1 for ENABLE)

#### CHAPTER 4

# SVI-738 X'PRESS' PERIPHERALS

#### 4.1 SVI-767 MSX DATA CASSETTE

The SVI-767 is an inexpensive device that uses ordinary cassette tape to add storage and retrieval capability to the computer system. The built-in Automatic Level Control (ALC) ensures reliable and high quality recording. Tape Counter, LED indicator and auto-stop are standard features.

SPECIFICATION

Power : 12V DC

Current Consumption

•	Motor	off	:	20mA	±	5mA
•	Motor	on	:	140mA	±	10mA

Plan Gain

• 1 KHz (-90db in)	:	$0.95V \pm 0.2V$ (board level at power
• 6 KHz (-90db in)	:	amp. input) 0.85V <u>+</u> 0.2V
• 1 KHz • 6 KHz		2.3V ± 0.5V (at data output) 2.0V ± 0.5V
Play Level	:	3.5V ± 0.2V p-p
DC Noise	:	<80mV
Erase Noise		< 2 3 0 mV

#### 4.2 SVI-777 MSX STRINGY FLOPPY DRIVE

Employing an advanced tape drive, the Stringy Floppy Drive adds up to 100K of long-term storage. This inexpensive device, controlled by its own operating system, stores files on rugged, compact cartridges, called Microwafer<sup>TM</sup>. Fast, accurate, file storage and retrieval are a snap with the Stringy Floppy.

SPECIFICATION

External Dimension : 63 x 153 x 198 (H x W x D mm) Features

• Front	:	- Insert Slot - "In Use" and "Power" Indicatiors
• Rear	:	<ul> <li>Power Switch</li> <li>External Cassette Socket</li> <li>Cassette and Joystick Plugs for connection</li> </ul>
Power Source	:	<ul> <li>2 size D (VM-1) 1.5V batteries for motor (batteries life approximately 6 hrs/day a month)</li> <li>5V Power Supply for system for console directly</li> </ul>
Data Transfer Rate	:	13.2 Kbit/sec (11 times faster than data cassette)
Tape Capacity (approximately)	:	Length (ft) Capacity (Kbytes) 10 14 20 26 35 52 50 74 62 100
Microwafer is a tra	ade	mark of Entrepo, Incorporated

#### 4.3 SVI-787 MICROFLOPPY DISK DRIVE

Matching the X'PRESS in colour, design and performance, SVI-787 is the perfect compliment to your computer system. This 3.5" disk drive doubles the long-term storage capacity of your computer. With the built-in disk drive controller in the X'PRESS, this unit can hook up directly to the X'PRESS. And it works with all three popular microcomputer operating systems: MSX-DOS, CP/M and MSX DISK BASIC.

8.2

SPECIFICATION

Drive Unit	:	Single
Floppy Diskette	:	- Single sided - Double track - Soft sectored 3.5" diskette
Memory Capacity		
		500K bytes 328K bytes
Disk Operating System	:	- MSX DOS - CP/M DOS - MSX DISK BASIC
Rotational Speed	:	300 rpm
Disk Format	:	CP/M - 80 tracks l side - 17 sectors / track - 256 bytes / sector
		- 80 tracks 1 side - 9 sectors / track - 512 bytes / sector
Access Time	:	<ul> <li>Seek time 6/3 msec</li> <li>Setting time 15 msec</li> <li>Motor start time 400 msec</li> <li>Average access time 173/94 msec</li> </ul>
Recording Density	:	8187 BPI
Track Density	:	135 TPI
Encoding Method	:	MFM
Power Source	:	Supplied from Console

Relative Humidity

- Operating : 20 to 80% (non-condensing)
- Transportation and Storage : 8 to 90% (non-condensing)

Ambient Temperature

 Operating : 5 to 50 °C Max. temperature deviation - 10 °C/H (10 to 60 °C for disk)

#### 4.4 SVI-709 MSX NETWORK INTERFACE CARD

This cartridge transforms your computer into a station in the SVI-609 Local Area Network. These stations are given access to the mass-storage and rapid printing resources of the SVI-609 Master Station. Each slave station can make use of a portion of the SVI-609's 10Mbytes hard disk for its own file storage, and all stations can share a common storage area, printer spooler and software library.

#### 4.5 SVI-105M MSX GRAPHIC TABLET

The SVI-105M Graphic Tablet is designed to be used with MSX compatible computer with 64K RAM. It enables you to draw in 12 modes and 16 colours. The graphics can be saved on a data cassette tape by using a SVI-767 or any other standard cassette recorder. To print the graphics, you can use a EPSON FX-80 Dot Matrix (or compatible) printer.

With the SVI-105M Graphic Tablet, you can create your masterpiece leisurely on a TV screen with a blunt stylus or even with your finger!

#### 4.6 SVI QUICKSHOT SERIES FOR MSX COMPUTER SYSTEM

#### 4.6.1 SVI-101M QUICKSHOT I

The Quickshot I MSX Joystick has 2 separate fire buttons for the many new games that requires 2 buttons to play. An improvement of the original award-winning "Quickshot" design, the SVI-101 enhances the excitement and arcade flavour of your game play. It's a sure winner!

#### 4.6.2 SVI-102M QUICKSHOT II

The Quickshot II MSX Joystick is the upgraded model of the original Quickshot. It has a locking auto fire switch and dual fire buttons. Top fire button is an extra large, curving back towards rear of joystick to give more comfortable and more fun.

#### 4.6.3 SVI-107M QUICKSHOT VII

The Quickshot VII is designed to help you get the most out of your video games. All eight directions are available at the touch of a finger tip. The touch-sensitive control pad makes it easy to maneuvre your player - even though the most complex maze. while two fire buttons, both with auto-firing capabilities, ensures that your weapons are ready whenever you are. And to monitor their response, one independent LED registers the status of each button.

#### 4.6.4 SVI-109M QUICKSHOT IX

Quickshot IX brings you the most innovative video entertainment product since Pong. The Joyball. A new breed of game controller, a hybrid resulting from the cross between a joystick and a trackball.

Combining the precision of a joystick with the fatigue-free operation of a trackball, the Joyball sets a new standard for performance. The reliability is enhanced by the installation of the customised micro switches used and the spherical control.

#### CHAPTER 5

#### DISSASSEMBLY/ASSEMBLY

This chapter contains step by step procedure for disassembling and reassembling of SVI-738. Read this chapter over carefully and follow the procedure given before attempting to disassemble the computer.




Figure 5.1 Location of I/O Ports of SVI-738

- Joystick (I/O) Port 1 Α.
- в. Joystick (I/O) Port 2
- Cassette (I/O) Port с.
- Microfloppy Slot D.
- Ε. RS-232C Port
- F. Second Disk Drive Port
- G. Printer Port
- Η. Channel Switch\*
- I. Name Tag
- Modulator Output Port J.
- K. Monitor Video Port L. Monitor Audio Port
- M. Power Socket
- N. Power Switch
- 0. MSX Standard Cartridge Slot
- \* Available for some countries only.

#### 5.1 GENERAL CAUTION

- Be very careful about mixing screws. There are 2 types of screws; self-tap and machine screw. If wrong size or type of screws are used permanment, damage to both the screws and the plastic housing may results.
- (2) Never tighten the screws too tight, this will stripe the plastic housings for the self-tap screws.
- (3) Be very careful with the Flex Cable; never fold them.
- (4) Use soft-padding when turning the Console bottom up, in order to prevent damange to the plastic surfaces.
- (5) Static control precautions must be used when handling any Printed Circuit Board.
- (6) Never switch on the power when the Heat Sink Plate is removed, this will cause damage to ICl and to IC2 in Power Board.
- (7) Make sure that the computer is free from all external cables before starting the disassembling procedure.

#### 5.2 KEYBOARD AND PCB ACCESS

- (1) Turn the Console bottom up.
- (2) Loosen and remove 6 self-tap screws from the Bottom Housing (See figure 5.2).




Figure 5.2 Location of Screws on Bottom Housing

- (3) Turn the Console up right again.
- (4) With the front of the Console facing you, carefully lift up the Keyboard and flip it over towards you. (See figure 5.3)
- (5) In some countries, a metal shielding cover is required. It can be removed by loosening the self-tap screws found on it.




Figure 5.3 Internal Components of SVI-738

- A. Flex Cable
- B. Keyboard PCB
- C. Main Logic Board
- D. Power Board

- E. Microfloppy Drive
- F. Cartridge Support
- G. Modulator

#### 5.3 REASSEMBLE OF THE CONSOLE

- Carefully flip the Keyboard up right so that is is on top of the Bottom Housing.
- (2) Gently (do not force) lower the Keyboard onto the Bottom Housing, until the 2 snap in place together.
- (3) Turn the Console up side down.
- (4) Tighten the 6 self-tap screws. (See figure 5.2)
- (5) Turn the unit right side up again when done.

# 5.4 <u>REMOVAL OF THE BUILT-IN MICROFLOPPY DRIVE AND</u> CARTRIDGE SUPPORT

 Loosen the 4 machine screws attached to the Microfloppy and Main Logic Board. (See figure 5.4)




Figure 5.4 Location of Screws on the Microfloppy and Cartridge Support

- (2) Gently disconnect the interface and power cables of the microfloppy drive.
- (3) Remove the microfloppy drive and put it in a safe place.
- (4) Unscrew the 2 machine screws in the cartridge slot. (See figure 5.4)
- (5) Remove the cartridge support and the whole picture of the Main Logic Board will be seen.

### 5.5 <u>REINSTALLING OF THE MICROFLOPPY DRIVE AND CARTRIDGE</u> <u>SUPPORT</u>

Basically, it is a reverse of procedures listed in section 5.4 but there is a few things which needs attention.

- The interface and power cables of the microfloppy must be folded outward so that it does not interfere with the drive operation.
- (2) Watch out for the polarity mark in the cable connector.

#### 5.6 REMOVAL OF POWER BOARD

 Loosen the 3 machine screws on the power board. (See figure 5.5)




Figure 5.5 Location of Screws on the Printed Circuit Board

(2) Slide the whole-board towards the keyboard and gently lift it up. (3) Rotate the unit 90 degrees until it is perpendicular to the bottom housing and insert the edge of the unit into one of the ventilation openings when doing trouble shooting with the Power Board. (See figure 5.6)




Figure 5.6 Position of the Power Board for Easy Access to the Components

### 5.7 REINSTALLING THE POWER BOARD

Reverse the procedures listed in section 5.6.

#### 5.8 REMOVAL OF THE MAIN LOGIC BOARD

- Caution: Since the Main Logic Board and the Power Board are linked together by power cables, it is advised to remove the two as one unit in order to minimize possible damage.
- Loosen the 3 machine screws on the Main Logic Board. (See figure 5.5)
- (2) Gently slide the Logic Board towards power unit until the 2 joystick and cassette ports are inside the housing.
- (3) Lift up the Logic Board and slide it towards the keyboard until the socket clamps of the printer port are inside the housing.
- (4) Gently remove the whole unit from the bottom housing.

# 5.9 REINSTALLATION OF MAIN LOGIC BOARD

- Insert the Power Switch and Power Socket into their respective slots.
- (2) Insert the clamps for the Printer Cable into the Printer Slot.
- (3) Slide the Joystick Ports into their respective slots.
- (4) Tighten the screw.

#### 5.10 REMOVAL OF KEYBOARD ASSEMBLY FROM UPPER HOUSING

Note: When disassembling the Keyboard be very careful with the Flex Cable.

- Carefully flip the Top Housing of the Console up side down. (See figure 5.4)
- (2) Locate and loosen 10 self-tap screws. (See figure 5.7)




Figure 5.7 Location of the Screws on the Uppwer

- (3) The Keyboard Assembly can now be removed from the Top Housing.
- 5.11 <u>REINSTALLATION OF KEYBOARD ASSEMBLY TO UPPER HOUSING</u> To reinstall, reverse the procedure listed in section 5.10.

#### 5.12 REMOVAL OF KEYTOPS

(1) Figure 5.8 shows the cross section of a single Keytop.




Figure 5.8 Cross Section of a Single Keytop

- A. Keytop
- B. Key Shaft

- D. Template
- E. Rubber Spacer

C. Upper Casing

- F. PCB
- Use a flat head screw driver to gently (do not (2)force) ply off the Keytop except for the Space Bar.
- To remove the Space Bar, gently ply at the middle (3)of it until it is free from the Key Shaft.
- (4) Free the Hing Rod from the Hing Rod Holders.
- Now the Space Bar can be removed. Be careful not (5)to lose the Spring which is attached to the Key Shaft.

#### REINSTALLATION OF KEYTOPS 5.13

- (1)To install the Space Bar, position the Sping so that it is inside the Spring Holder.
- (2) Snap the Hing Rod into the Hing Rod Holders.
- (3) Push the Key Shaft down, and place the Space Bar over the Key Shaft.

- (4) Check and make sure that the latches (which are white in colour) fall properly into their openings. If it does not, then free the Hing Rod from the Hing Rod Holders and turned the Spacer Bar around and repeat the above procedures.
- (5) Align the Key Shaft with the Space Bar and push down at the middle of the Space Bar.
- (6) To reinstall the Keytop, align it with the Key Shaft and push down on it.
- (7) Repeat the above step until all the Keytops has been reinstalled.

#### 5.14 DISASSEMBLE OF KEYBOARD ASSEMBLY

 Figure 5.9 shows the 6 levels of the Keyboard Assembly.




Figure 5.9 6 Levels of the Keyboard Assembly

- A. Upper Housing
- B. Key Tops
- C. Template
- D. Key Shaft
- E. Rubber Spacer with Silicon Conductor
- F. Keyboard PCB




Figure 5.10 Location of Screws on Keyboard PCB

- (3) Remove the Keyboard PCB.
- (4) Remove the Rubber Spacer.
- (5) Turn the unit right side up.
- (6) Follow sections 5.12 and 5.13 for removal and reinstallation of Keytops and Space Bar.

#### 5.15 REASSEMBLE OF KEYBOARD ASSEMBLY

Reverse the procedure listed in section 5.14 for reassembling of Keyboard Assembly.

#### CHAPTER 6

TROUBLE SHOOTING

This chapter is intended to give an average technicians clues in repairing SVI-738 computer system. A quick reference table is given in symptom checklist for fast repairing needs. A detail step-by-step diagnostic flowchart is given in 6.3 for full system check. A test cartridge is needed for diagnosis to perform.

#### 6.1 SWAP OUT PROCEDURE

At many places in the diagnostic flowcharts or symptom checklist, a chip or a number of chips has to "swapout" in particular order. The "swap-out" instruction means that you should replace the indicated components (one at a time) with a known good component of the same type. The SVI-738 should then be tested with the new, known-good component in place to see whether the "swapout" solved the problem being checked. If the swap-out did not fix the problem, the known-good component should be removed, and the original component reinserted. In this way, you avoid needlessly replacing good components.

#### CAUTION:

Extreme care should be taken when handling the integrated circuit chips. They are all very sensitive to static electricity and can easily be damaged ny careless handling. Always keep the chips in their plastic carrier tubes or on conductive foam when not handling them. Make certain you are well grounded when handling the chips.

In disassembly procedures, refer to Chapter 5 for reference.

#### 6.2 SYMPTOM CHECKLIST

The symptom checklist is designed to give a rapid diagnosis for problems. The checklist preferred to be used by experienced service technician and for less experienced personnel, a step-by-step diagnosis flowchart is recommended.

Each symptom is accompanied by suitable replacements and remarks for references.

	SYMPTOM	REPLACEMENT / DIAGNOSIS	REMARKS
Α.	No Power	Bad adaptor - PCB trace in power jack D1-D4 (1N5401)	Over-use short circuit
	-12V	IC3 (7912), L2 (350uH Inductor)	Over-load
	+12V	IC2 (7812)	
	+ 5V	SD1 (1N5822) .	
в.	No Colour	IC64 (MC1377) IC37 (V9938)	
c.	Poor Colour	Check power unit first Recalibrate VC3 for the clock frequency at 4.433 MHz for PAL (3.579 MHz for NTSC) Recalibrate VR1	See figure 6.1 for reference See figure 6.2 for reference
D.	Cassette	Try another data cassette or tape	Incompatible with some other brands
	Save Problem	J12 (Relay), T3 (9014) IC52 (ULA9RA041)	Stop motor spinning
	Load Problem	IC38 (LM311) IC46 (AY-3-8910)	
Е.	Printing	IC1 (74LS273) IC29 (74LS04) IC36 (7407)	Wrong connection short-circuit

1.1

F.	Poor Sound	IC9 (LM358)	N II STORES
	No Music O/P	IC46 (AY-3-8910)	
	No Key Click O/P	IC52 (ULA9RA041)	
G.	Keyboard	Use test cartridge to identify individual opened / shorted key switch(es)	Refer to keyboard diagnostic flowchart
	No Response	Check the connection flex cable IC52 (ULA9RA041)	
н.	Fails to Boot Cartridge	IC30, IC31 (74LS244) IC26 (74LS367) IC33 Z80A IC35 (ULA5RA087) IC52 (ULA9RA041) IC51 (23256)	Probably caused by inserting / removing cartridge having power ON
1.	Joystick (I/O) Port Failure	IC47 (74LS157) IC48 (74LS157) IC36 (7407) IC46 (AY-3-8910)	Port 1 Port 2 Port 1 and 2
J.	RS-232C Port Failure	IC8 (1488) IC7 (1489) IC11 (8251A) IC12 (8253) XT1 (1.8432 MHz)	See figure 6.3
К.	Disk Failure	Refer to diagnostic flowchart	
L.	Boot Up Failure	Refer to diagnostic flowchart	

PAGE 6-2

#### 6.3 DIAGNOSTIC FLOWCHART FOR SVI-728 COMPUTER


The Diagnostic Flowchart is intended to be easy to use and the primary aid when troubleshooting the SVI-738 computer console. This flowchart is meant to be used with a test cartridge. Follow the flows in the order presented. A simple 'Yes' or 'No' decision in the flowchart would direct user to faulty area.


Tens of test points (TPl-TP20) are installed in the circuit board and together with the relevant waveform diagram in this chapter, it provides you a easy access to trouble area or IC(s).

In case the Diagnostic Flowchart does not solve your problem, please consult experience repairman or your local agency for further advice and evaluation.


#### 6.3.1 BASIC OPERATION CHART


- \*F Test Fails or Unexpected Results
- \*P 'Test Pass
- \*Y Yes to Question Asked
- \*N No to Question Asked







#### 6.3.2 POWER FAILURE RECOVER ROUTINE







#### 6.3.3 VIDEO DISPLAY RECOVER ROUTINE






#### 6.3.4 CARTRIDGE BOOT-UP FAILURE RECOVER ROUTINE






PAGE 6-7


# 6.3.5 VIDEO RAM TEST ROUTINE



# 6.3.6 SYSTEM RAM TEST ROUTINE




\* In some case (more than 1 error bit), and RAMs (IC53-IC60) need to be replaced.




PAGE 6-10


# 6.3.8 PRINTING TEST ROUTINE



PAGE 6-11


# 6.3.9 JOYSTICK (I/O) PORT TEST





PAGE 6-12

### 6.3.10 KEYBOARD ROUTINE TEST




## 6.3.11 SYSTEM ROM TEST ROUTINE

Checksum of system ROM is tested under test cartridge programme (option 6 in Main Manual). If any error occurs, replaces system ROM (IC51 23256).


Remember - the 1.3 version test cartridge only suitable for International (INT), Germany (DIN) and Swedish or Finnish version machines.

To perform the self test for RS-232C interface, connect Pin 2 and Pin 3 together and then Pin 4 to Pin 5 of RS-232C port.




### 6.3.13 DISK DRIVE INTERFACE TEST ROUTINE

Ν



15





PAGE 6-16



### 6.3.14 CASSETTE PORT TEST ROUTINE

The real stream and the state of the state same of the same a second stream and the state of the state of the





### 6.4 REFERENCE FIGURES OR PHOTOGRAPHS FOR TROUBLE SHOOTING

Note: A X10 probe is used for taking signal waveform

Figure 6.1 IC64 (RF) Clock Frequency 4.433 MHz for PAL Version (3.579 MHz for NTSC Version); 0.2us/div 0.2v/div




Figure 6.2 Modulator Composite Video (VRl) O/P; 0.5msec/div 5mv/div




Figure 6.3 RS-232C Interface Clock Frequency (XT1) 1.843MHz; 0.2usec/div 0.2v/div





Figure 6.4 Basic Diagnostic Configuration






Figure 6.7 Rectified Voltage O/P (Power Board D3 O/P); 10msec/div 1v/div




Figure 6.8 CPU (Z80A) Clock Frequency (TP3) 3.579MHz; 0.2use/div 0.2v/div




Figure 6.9 CPU WAITI Cycle Waveform (TP2); 0.5usec/div 0.2v/div




Figure 6.10 VRAM Error Display Replace IC22, IC25 (4416 RAM)

٠.

HSX 64K AT SLOT 1 TEST LOC: BOBB-FFFF TESTING 32K RAM: PAT RD NR ADDR ERROR : 20 68 28 9898

Figure 6.11 System RAM Error Display

Error Location:

Bit No.	7	6	5	4	3	2	1	0
RD Content> WR Content>	0 0	1 0 t	1 1	0 0	1	0 0	0 0	0 0
	Error Bit							
IC number to be replaced if error occurs	IC60	IC59	IC58	IC57	IC56	1C55	IC54	1C53




Figure 6.12 Keyboard Test Routine Display





Figure 6.13 FDC Clock Frequency (XT4) 8MHz; 0.2usec/div 0.2v/div



5

Figure 6.14 CPU INT Signal Waveform (TP4); 5msec/div 0.2v/div




Figure 6.15 MVDP Clock Frequency 21.47727 MHz

#### APPENDIX A

SPARE PART LIST

## A.1 GENERAL RECOMMENDED SPARE PART LIST FOR SVI-738 X'PRESS COMPUTER SYSTEM (PAL VERSION)

Part No.	Description	FOB H.K. <u>US Dollar</u>
IC1488 IC1489 IC1793 IC311 IC31377 IC358 IC80A IC8251A IC8253	IC 1488 IC 1489 1793 FDC LM311 RGB PAL INTSC ENCODER LM358 Z80A CPU IC 8251A USART 8253A PROGRAMMABLE TIMER AY-3-8910 PSG	0.30 0.30 4.30 0.20 1.40 0.30 0.90 1.30 1.30
JI01001 KE3010016 KE3047016	SLEEV'N TUBE L5MM D1MM E 10UF 16V ELECT. CAP. 47UF 16V ELECT. CAP.	0.10 0.10 0.10

Part No. Description	US Dollar
Part No.DescriptionKE3100016E.CAP. 100UF 1KE3470025470UF 25V ELECKM1100500.001UF 50V MAYKM20100500.1UF MYLAR CAKR10070507PF CERAMIC CAKR101005010PF 50V CERAMKR103305033PF 50V CERAMKR100025100PF 25V CERAMKR1220050220PF CERAMIC CAKR120050100PF 25V CERAMKR12000250.1UF 50V CERAMKR20010501000PF CERAMIC CAKR20010500.01UF 50V CERAMKT1045E6.8-45P TOP ADMC21M477X'TAL 21.47727MC320044.433619 MHZ XMJ1301 WAY WIRE#22 MMJ1301 WAY WIRE#22 MMJ1311 WAY WIRE#22 MMJ1321 WAY WIRE#22 MMJ1331 WAY WIRE#22 MMJ1341 WAY WIRE#22 MMJ1351 WAY WIRE#22 MMJ1361 WAY WIRE#22 MMJ1371 WAY WIRE#22 MMJ1381 WAY WIRE#22 MMJ1311 WAY WIRE#22 MMJ1321 WAY WIRE#22 MMJ1331 WAY WIRE#22 MMJ1341 WAY WIRE#22 MMJ1351 WAY WIRE#22 MMJ1361 WAY WIRE#22 MMJ1371 WAY WIRE#22 MMJ1381 WAY WIRE#22 MMJ1331 WAY WIRE#22 MMJ1341 WAY WIRE#22 MMJ1351 WAY WIRE#22 MMJ1361 WAY WIRE#22 MMJ1371 WAY WIRE#22 MMJ1381 WAY WIRE#22 MMJ1391 WAY WIRE#22 MMJ130<	6V       0.10         F. CAP.       0.10         YLAR CAP.       0.10         YLAR CAP.       0.10         P. 50V       0.10         P. 50V       0.10         IC CAP.       0.10         MIC CAP.       0.10         MIC CAP.       0.10         MIC CAP.       0.10         CAP. 50V       0.10         CAP. 50V       0.10         CAP. 50V       0.10         MIC CAP.       0.10         L=150MM BK       0.10         L=150MM RE       0.10         L=150MM RE       0.10         SOCKET       0.20         CTOR
RF1333         330 OHM 1/4W +,           RF1473         470 OHM 1/4W +,           RF1513         510 OHM 1/4W +,	/-5% 0.10 /-5% 0.10 /-5% RSTR 0.10
RF1823       820 OHM RSTR 1,         RF2103       1K OHM 1/4W +/         RF2203       2.0K 1/4W 5% R         RF2473       4.7K OHM 1/4W +         RF2513       5.1K OHM 1/4W +         RF2563       5.6K OHM 1/4W +         RF3103       10K OHM 1/4W +         RF3123       12K OHM 1/4W +	-5%       0.10         ESISTOR       0.10         +/-5%       0.10         5% RSTR       0.10         +/-5%       0.10         /-5%       0.10

Part No.	Description	FOB H.K. <u>US Dollar</u>
TC0010 TC0011 XC73808 XS039 XS054 MJ738003	Description 20K OHM 1/4W +/-5% RSTR 100K OHM 1/4W +/-5% RSTR 100K OHM 1/4W +/-5% 470K OHM 1/4W +/-5% 10K OHM VR (H. TYPE) 738 MAIN BOARD VER 2.1 10UF CHOKE COIL RCA SOCKET V/A HEAT SINK PLATE (VDP) 2A MINI FUSE MEDIAN FUSE CHIP FOR D=5MM FUSE 12V REGULATOR 2A TO-220 -12V REGULATOR TO-220 1CL4964 SWITCHING REG. RECTIFIER DIODE 3A IN5822 SWITCHING DIODE IN5819 SWITCHING DIODE SLEEV'N TUBE L=14 D=1.5 SW. REG CAP. 470UF 25V 2.2UF 50V ELECT. CAP. E. CAP. 100UF 16V 100UF 25V ELECT. CAP. SW. REG CAP. 100UF 25V 2200UF 25V E-CAP 0.002UF 50V MYLAR CAP. 0.3UF 100V MYLAR CAP. 0.3UF 100V MYLAR CAP. 0.1UF MYLAR CAP. 50V POWER JACK KB11-0075 POWER SWITCH 3P2T 510 OHM 1/4W +/-5% RSTR 1K OHM 1/4W +/-5% RSTR 1K OHM 1/4W +/-5% RSTR 1SK OHM 1/4W +/-5% RESIST POWER PCB VER 2.0 TOROI COIL 360/970UH 738 HEAT SINK S.T.SCREW D3X14 BLACK MS/PH SCREW M3X0.5PX8 DR CABLE ASS'Y 34-WAY CUSHION FOR DISK DRIVE MSX LABEL CABINET TOP CABINET BOTTOM LEFT COVER PLATE RIGHT COVER PLATE RIGHT COVER PLATE TOP HANDLE BAR	0.10 0.10 0.10 0.10 0.10 11.60 0.10 0.20 0.10 0.10 0.10 0.30 0.30 3.00 0.10 0.40 0.30 0.10 0.40 0.30 0.10 0.10 0.20 0.10 0.20 0.10 0.10 0.20 0.10
WN73810 WN73811 WN73812 WN73813	BOTTOM HANDLE BAR LEFT HANDLE ARM RIGHT HANDLE ARM CARTRIDGE HOUSING CARTRIDGE DOOR	0.20 0.10 0.10 0.20 0.10

Part No.	Description	FOB H.K. <u>US Dollar</u>
WN7 3817 XC020115 XC603-5 XC73802 XC73807 XC73812 XS044 XS059 XS062 XS085 XS086 XS088 XS090 IS/JOOI DL003 DL012 ID0001 MJ009 SP73801-1 WN328003 WN73805 WN73805 WN73805 WN73805 WN73815 XC328001 XC328002 XS060 **IM2560130 MJ030 *MM004	HANDLE FOOT ODIOXID3.3X0.7 WASHER DOOR SPRING MOUNTING BRACKET SVI LOGO NAME PLATE SPACER FOR DRIVER M.SCREW M3XP0.5X6 MS/PH SCREW M3X0.5PX5 M.SCREW, M3X0.5X10 S.T. SCREW P3 X 8 BT SCREW F.M3 X 10 X 0.5P S.T. SCREW B 3 X 12 BT ST.SCREW F 3X10 AB N1.PL 2X5 LED RED LED IN4148:SILICON DIODE 12 WIRE CONNECTOR 738 KEYBOARD SINGLE SIDE SPACE BAR GUIDE PLATE KEY FRAME PUSH BUTTON KEY SHAFT RUBBER CONNECTOR SPACE BAR METAL BAR S.T.SCREW D2.0 X 8.0 256K MSX ROM DIN PCA-PAL 75 OHM CABLE UM1286-2 U,591.25/5.5 220/16V AC VDE ADAPTOR KEY TOP SET 69 KEYS (GI) SILICA GEL BAG SMALL MASTER CARTON (3 INI) GIFT BOX CARRYING CASE SPACER	US Dollar 0.10 0.50 3.40
PZ738005 WA003-2 WA062 WA067	A CARRYING BAG QC PASSED LABEL (GOLDEN) CARTON LABEL COLOR LABEL (P)	9.50 0.10 0.10 0.10

Part No.	Description	FOB H.K. <u>US Dollar</u>
WA133	SERIAL NO. LABEL-738	0.10
WA73802-1	CP/M 2.2 LAB	0.10
WA73802-3	MSX DOS/DISK BASIC LAB	0.10
WA73804	AN ID LABEL	0.10
WN73818	COVER SHEET	0.10
ZDBW0201	3.5" BLANK DISKETTE	1.70

- Different part no. and price for TV modular and power adaptor may be used in different countries.
- \*\* This items may depend on language version used.

-. ·

N.B. Price is subject to change without prior notice.

Part No.	Description 150PF 50V CERAM CAP. 220PF CERAMIC CAP. 50V 1000PF CERAMIC CAP. 50V 0.01UF 50V CERAMIC CAP. 0.1UF 25V CERAMIC CAP. 6.8-45P TOP ADJ TRIMCAP X'TAL 21.47727 MHZ 1.8432 MHZ X'TAL SMAL 4.433619 MHZ X'TAL 8 MHZ X'TAL 1 WAY WIRE#22 L=150MM BK 1 WAY WIRE#22 L=150MM VE 1 WAY WIRE#22 L=150MM YE 1 WAY WIRE#22 L=150MM RE DR CABLE ASS'Y 4-WAY 8 PIN DIN SOCKET 9 PIN JOYSTICK SOCKET RS-232-C CONNECTOR 9 PIN 14 PIN PRINTER SOCKET RS-232-C CONNECTOR 9 PIN 14 PIN PRINTER SOCKET DRIVE CONNECTOR 25 PIN 28 PIN IC SOCKET 34 PIN D.R. HEADER 25/50 SL CARD EDGE CNTR 64 PIN IC SOCKET 1.78P 5V SPDT RELAY 10 OHM 1/4W +/-5% 22 OHM 1/4W 5% RESISTOR 150 OHM 1/4W 5% RESISTOR 150 OHM 1/4W 5% RESISTOR 150 OHM 1/4W 5% RESISTOR 200 OHM 1/4W 5% RESISTOR 330 OHM 1/4W +/-5% 470 OHM 1/4W +/-5% 510 OHM 1/4W +/-5% 510 OHM 1/4W +/-5% RSTR 820 OHM RSTR 1/4W 5%	FOB H.K. US Dollar
KR1150050	150PF 50V CERAM CAP.	0.10
KR1220050	220PF CERAMIC CAP. 50V	0.10
KR2001050	1000PF CERAMIC CAP. 50V	0.10
KR2010050	0.01UF 50V CERAMIC CAP.	0.10
KR2100025	0.1UF 25V CERAMIC CAP.	0.10
KT1045E	6.8-45P TOP ADJ TRIMCAP	0.10
MC21M477	X'TAL 21.47727 MHZ	0.40
MC3200184S	1.8432 MHZ X'TAL-SMAL	1.30
MC32004	4.433619 MHZ X'TAL	0.50
MC32008	8 MHZ X'TAL	0.50
MJ129	1 WAY WIRE#22 L=150MM BK	0.10
MJI30	I WAY WIRE#22 L=150MM OR	0.10
MJIJI	I WAY WIRE#22 L=ISOMM YE	0.10
MJI 32 M T7 38004	DP CARLE ASS'V 4-WAV	0.10
MD / 38004	8 PIN DIN SOCKET	0.30
MP091	9 PIN JOYSTICK SOCKET	0.20
MP092	RS-232-C CONNECTOR 9 PIN	1.10
MP142A	14 PIN PRINTER SOCKET	1.10
MP252-2	DRIVE CONNECTOR 25 PIN	1.40
MP282	28 PIN IC SOCKET	0.20
MP341-1	34 PIN D.R. HEADER	0.70
MP502D-1	25/50 SL CARD EDGE CNTR	1.00
MP642	64 PIN IC SOCKET 1.78P	1.10
MS015	5V SPDT RELAY	0.70
RF0103	10 OHM $1/4W + -5\%$	0.10
RF0223	22 OHM 1/4W 5% RESISTOR	0.10
RF0/53	100 OUM 1/4W 5% RESISTOR	0.10
RF1103	100 OHM 1/4 5% RESISTOR	0.10
RF1155	200  OHM  1/4W = -5%  RESISION	0.10
RF1203	270 OHM 1/4W 5% RESISTOR	0.10
RF1333	330 OHM $1/4W + 1/-5\%$	0.10
RF1473	470 OHM 1/4W +/-5%	0.10
RF1513	510 OHM 1/4W +/-5% RSTR	0.10
RF1823	820 OHM RSTR 1/4W 5%	0.10
RF2103	1K OHM 1/4W +/-5%	0.10
	2.0K 1/4W 5% RESISTOR	0.10
	4.7K OHM 1/4W +/-5%	0.10
	5.1K OHM 1/4W 5% RSTR	0.10
	5.6K OHM 1/4W +/-5%	0.10
	10K OHM 1/4W +/-5%	0.10
	12K OHM 1/4W +/-5% 20K OHM 1/4W +/-5%	0.10
	56K OHM 1/4W +/-5% RSTR	0.10
	100K OHM 1/4W +/-5% KSIK	0.10
	470K OHM 1/4W +/-5%	0.10
	10K OHM VR (H. TYPE)	0.10
	738 MAIN BOARD VER 2.1	
	10UF CHOKE COIL	0.10
	RCA SOCKET V/A	0.20
	HEAT SINK PLATE (VDP)	0.10
	ZA MINI FUSE MEDIAN	0.10
FS0003	FUSE CHIP FOR D=5MM FUSE	0.10

Part No.	Description	FOB H.K. <u>US Dollar</u>
YS73801 DL003 DL012 ID0001	Description F353 3.5" DRIVE 2X5 LED RED LED IN4148:SILICON DIODE 12 WIRE CONNECTOR 738 KEYBOARD SINGLE SIDE SPACE BAR GUIDE PLATE KEY FRAME PUSH BUTTON KEY SHAFT RUBBER CONNECTOR SPACE BAR SPRING SPACE BAR METAL BAR S.T.SCREW D2.0 X 8.0 0.01UF 50V CERAMIC CAP 3.579545 MHZ X'TAL UM1285-8,V,61,67.7/4.5 MODULATOR SWITCH 120/16V AC UL ADAPTOR AN ADAPTOR LABEL SILICA GEL BAG SMALL MASTER CARTON (3 INI) GIFT BOX CARRYING CASE SPACER GUARANTEE CARD (SVI) EXPRESS USER'S MANUAL MSX DOS MANUAL MSX DISK BASIC MANUAL MSX DISK BASIC MANUAL CP/M USER'S MANUAL ENHANCEMENT FRO SVI-738 END USER LICENSE DIGITAL REPLY CARD POLYFOAM CAP. (80'C) PVC BAG FOR MANUALS A CARRYING BAG	62.50 0.10 0.10 0.10
MJ009 SP73801-1 WN328003	12 WIRE CONNECTOR 738 KEYBOARD SINGLE SIDE SPACE BAR GUIDE PLATE	0.10 3.10 0.10
WN73803 WN73805	KEY FRAME PUSH BUTTON	1.10
WN73806 WN73815	KEY SHAFT RUBBER CONNECTOR	0.10 2.00
XC328001 XC328002 XS060	SPACE BAR SPRING SPACE BAR METAL BAR S.T.SCREW D2.0 X 8.0	0.10
KR2010050 MC32003	0.01UF 50V CERAMIC CAP 3.579545 MHZ X'TAL	0.10 0.40
*MM005 MS008 *TP258-1	UM1285-8,V,61,67.7/4.5 MODULATOR SWITCH 120/16V AC UL ADAPTOR	3.40 0.20 4.80
WA73803 PB318101-M	AN ADAPTOR LABEL SILICA GEL BAG SMALL	0.10
PC738101-1 PG738001-1 PG738004	MASTER CARTON (3 INI) GIFT BOX CARRYING CASE SPACER	0.50 1.40 0.10
PI318104(S) PI738001	GUARANTEE CARD (SVI) EXPRESS USER'S MANUAL	0.10
PI738002 PI738003	MSX DOS MANUAL MSX DISK BASIC MANUAL	0.80
PI738004 PI738006 PI738102	CP/M USER'S MANUAL ENHANCEMENT FRO SVI-738	0.90
PIBW020102 PIBW020103	END USER LICENSE DIGITAL REPLY CARD	0.10 0.10
PZ020101 PZ020104	PVC BAG FOR 02 UNIT PVC BAG FOR MANUALS	0.10
PZ738005 WA003-2 WA062	A CARRYING BAG QC PASSED LABEL (GOLDEN) CARTON LABEL	9.50 0.10 0.10
WA067 WA133	COLOR LABEL (P) SERIAL NO. LABEL-738	0.10 0.10
WA73802-1 WA73802-3 WA73804	CP/M 2.2 LAB MSX DOS/DISK BASIC LAB AN ID LABEL	0.10 0.10 0.10
WN73818 ZDBW0201	COVER SHEET 3.5" BLANK DISKETTE	0.10

 Different part no. and price for TV modular and power adaptor may be used in different countries.

N.B. Price is subject to change without prior notice.